

KEY FEATURES

Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm × 25 mm (576-ball) thermally enhanced ball grid array package

Dual-computation blocks—each containing an ALU, a multiplier, a shifter, a register file, and a communications logic unit (CLU)

Dual-integer ALUs, providing data addressing and pointer manipulation

Integrated I/O includes 14-channel DMA controller, external port, four link ports, SDRAM controller, programmable flag pins, two timers, and timer expired pin for system integration

1149.1 IEEE-compliant JTAG test access port for on-chip emulation

Single-precision IEEE 32-bit and extended-precision 40-bit floating-point data formats and 8-, 16-, 32-, and 64-bit fixed-point data formats

KEY BENEFITS

Provides high performance static superscalar DSP operations, optimized for telecommunications infrastructure and other large, demanding multiprocessor DSP applications

Performs exceptionally well on DSP algorithm and I/O benchmarks (see benchmarks in Table 1)

Supports low overhead DMA transfers between internal memory, external memory, memory-mapped peripherals, link ports, host processors, and other (multiprocessor) DSPs

Eases DSP programming through extremely flexible instruction set and high-level-language-friendly DSP architecture

Enables scalable multiprocessing systems with low communications overhead

Provides on-chip arbitration for glueless multiprocessing




Figure 1. Functional Block Diagram



GENERAL DESCRIPTION

The ADSP-TS201S processor is an ultrahigh performance, static superscalar processor optimized for large signal processing tasks and communications infrastructure. The DSP combines very wide memory widths with dual computation blocks—supporting floating-point (IEEE 32-bit and extended precision 40-bit) and fixed-point (8-, 16-, 32-, and 64-bit) processing—to set a new standard of performance for digital signal processors. The static superscalar architecture lets the DSP execute up to four instructions each cycle, performing 24 fixed-point (16-bit) operations or six floating-point operations.

Four independent 128-bit wide internal data buses, each connecting to the six 4M bit memory banks, enable quad-word data, instruction, and I/O access and provide 33.6G bytes per second of internal memory bandwidth. Operating at 600 MHz, the ADSP-TS201S processor's core has a 1.67 ns instruction cycle time. Using its single-instruction, multiple-data (SIMD) features, the ADSP-TS201S processor can perform 4.8 billion, 40-bit MACS or 1.2 billion, 80-bit MACS per second. Table 1 shows the DSP's performance benchmarks.

Table 1. General-Purpose Algorithm Benchmarks at 600 MHz

Benchmark	Smand	Clock
Benchmark	Speed	Cycles
32-bit algorithm, 1.2 billion MACS/s pe	ak performance	
1K point complex FFT ¹ (Radix 2)	15.7 μs	9419
64K point complex FFT ¹ (Radix 2)	2.33 ms	1397544
FIR filter (per real tap)	0.83 ns	0.5
$[8 \times 8][8 \times 8]$ matrix multiply (complex,		
floating-point)	2.3 μs	1399
16-bit algorithm, 4.8 billion MACS/s pe	ak performance	1
256 point complex FFT ¹ (Radix 2)	0.975 μs	585
I/O DMA transfer rate		
External port	1G bytes/s	n/a
Link ports (each)	1G bytes/s 1G bytes/s	n/a

¹Cache preloaded

The Functional Block Diagram on Page 1 shows the ADSP-TS201S processor's architectural blocks. These blocks include:

- Dual compute blocks, each consisting of an ALU, multiplier, 64-bit shifter, 128-bit CLU, and 32-word register file and associated data alignment buffers (DABs)
- Dual integer ALUs (IALUs), each with its own 31-word register file for data addressing and a status register
- A program sequencer with instruction alignment buffer (IAB) and branch target buffer (BTB)

- An interrupt controller that supports hardware and software interrupts, supports level- or edge-triggers, and supports prioritized, nested interrupts
- Four 128-bit internal data buses, each connecting to the six 4M bit memory banks
- On-chip DRAM (24M bit)
- An external port that provides the interface to host processors, multiprocessing space (DSPs), off-chip memory-mapped peripherals, and external SRAM and SDRAM
- A 14-channel DMA controller
- Four full-duplex LVDS link ports
- Two 64-bit interval timers and timer expired pin
- An 1149.1 IEEE-compliant JTAG test access port for onchip emulation

Figure 2 shows a typical single-processor system with external SRAM and SDRAM. Figure 4 shows a typical multiprocessor system.




Figure 2. ADSP-TS201S Single-Processor System with External SDRAM





Embedded Processor

The DSP uses a Static Superscalar^{™†} architecture. This architecture is superscalar in that the ADSP-TS201S processor's core can execute simultaneously from one to four 32-bit instructions encoded in a very large instruction word (VLIW) instruction line using the DSP's dual compute blocks. Because the DSP does not perform instruction re-ordering at runtime—the programmer selects which operations will execute in parallel prior to runtime—the order of instructions is static.

With few exceptions, an instruction line, whether it contains one, two, three, or four 32-bit instructions, executes with a throughput of one cycle in a 10-deep processor pipeline.

For optimal DSP program execution, programmers must follow the DSP's set of instruction parallelism rules when encoding an instruction line. In general, the selection of instructions that the DSP can execute in parallel each cycle depends on the instruction line resources each instruction requires and on the source and destination registers used in the instructions. The programmer has direct control of three core components—the IALUs, the compute blocks, and the program sequencer.

The ADSP-TS201S processor, in most cases, has a two-cycle execution pipeline that is fully interlocked, so—whenever a computation result is unavailable for another operation dependent on it—the DSP automatically inserts one or more stall cycles as needed. Efficient programming with dependency-free instructions can eliminate most computational and memory transfer data dependencies.

In addition, the ADSP-TS201S processor supports SIMD operations two ways—SIMD compute blocks and SIMD computations. The programmer can load both compute blocks with the same data (broadcast distribution) or different data (merged distribution).

DUAL COMPUTE BLOCKS

The ADSP-TS201S processor has compute blocks that can execute computations either independently or together as a single-instruction, multiple-data (SIMD) engine. The DSP can issue up to two compute instructions per compute block each cycle, instructing the ALU, multiplier, shifter, or CLU to perform independent, simultaneous operations. Each compute block can execute eight 8-bit, four 16-bit, two 32-bit, or one 64-bit SIMD computations in parallel with the operation in the other block. These computation units support IEEE 32-bit single-precision floating-point, extended-precision 40-bit floating point, and 8-, 16-, 32-, and 64-bit fixed-point processing.

The compute blocks are referred to as X and Y in assembly syntax, and each block contains four computational units—an ALU, a multiplier, a 64-bit shifter, a 128-bit CLU—and a 32-word register file.

 Register File—each compute block has a multiported 32word, fully orthogonal register file used for transferring data between the computation units and data buses and for

- storing intermediate results. Instructions can access the registers in the register file individually (word-aligned), in sets of two (dual-aligned), or in sets of four (quad-aligned).
- ALU—the ALU performs a standard set of arithmetic operations in both fixed- and floating-point formats. It also performs logic operations.
- Multiplier—the multiplier performs both fixed- and floating-point multiplication and fixed-point multiply and accumulate.
- Shifter—the 64-bit shifter performs logical and arithmetic shifts, bit and bit stream manipulation, and field deposit and extraction operations.
- Communications Logic Unit (CLU)—this 128-bit unit provides trellis decoding (for example, Viterbi and Turbo decoders) and executes complex correlations for CDMA communication applications (for example, chip-rate and symbol-rate functions).

Using these features, the compute blocks can:

- Provide 8 MACS per cycle peak and 7.1 MACS per cycle sustained 16-bit performance and provide 2 MACS per cycle peak and 1.8 MACS per cycle sustained 32-bit performance (based on FIR)
- Execute six single-precision floating-point or execute 24 fixed-point (16-bit) operations per cycle, providing 3.6G FLOPS or 14.4G/s regular operations performance at 600 MHz
- Perform two complex 16-bit MACS per cycle
- Execute eight trellis butterflies in one cycle

DATA ALIGNMENT BUFFER (DAB)

The DAB is a quad-word FIFO that enables loading of quad-word data from nonaligned addresses. Normally, load instructions must be aligned to their data size so that quad words are loaded from a quad-aligned address. Using the DAB significantly improves the efficiency of some applications, such as FIR filters.

DUAL INTEGER ALU (IALU)

The ADSP-TS201S processor has two IALUs that provide powerful address generation capabilities and perform many general-purpose integer operations. The IALUs are referred to as J and K in assembly syntax and have the following features:

- · Provide memory addresses for data and update pointers
- Support circular buffering and bit-reverse addressing
- Perform general-purpose integer operations, increasing programming flexibility
- Include a 31-word register file for each IALU

As address generators, the IALUs perform immediate or indirect (pre- and post-modify) addressing. They perform modulus and bit-reverse operations with no constraints placed on memory addresses for the modulus data buffer placement. Each IALU can specify either a single-, dual-, or quad-word access from memory.



ADSP-TS201S SERIES

Embedded Processor

The IALUs have hardware support for circular buffers, bit reverse, and zero-overhead looping. Circular buffers facilitate efficient programming of delay lines and other data structures required in digital signal processing, and they are commonly used in digital filters and Fourier transforms. Each IALU provides registers for four circular buffers, so applications can set up a total of eight circular buffers. The IALUs handle address pointer wraparound automatically, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Because the IALU's computational pipeline is one cycle deep, in most cases integer results are available in the next cycle. Hardware (register dependency check) causes a stall if a result is unavailable in a given cycle.

PROGRAM SEQUENCER

The ADSP-TS201S processor's program sequencer supports the following:

- A fully interruptible programming model with flexible programming in assembly and C/C++ languages; handles
 hardware interrupts with high throughput and no aborted
 instruction cycles
- A 10-cycle instruction pipeline—four-cycle fetch pipe and six-cycle execution pipe—computation results available two cycles after operands are available
- Supply of instruction fetch memory addresses; the sequencer's instruction alignment buffer (IAB) caches up to five fetched instruction lines waiting to execute; the program sequencer extracts an instruction line from the IAB and distributes it to the appropriate core component for execution
- Management of program structures and program flow determined according to JUMP, CALL, RTI, RTS instructions, loop structures, conditions, interrupts, and software exceptions
- Branch prediction and a 128-entry branch target buffer (BTB) to reduce branch delays for efficient execution of conditional and unconditional branch instructions and zero-overhead looping; correctly predicted branches occur with zero overhead cycles, overcoming the five-to-nine stage branch penalty
- Compact code without the requirement to align code in memory; the IAB handles alignment

Interrupt Controller

The DSP supports nested and nonnested interrupts. Each interrupt type has a register in the interrupt vector table. Also, each has a bit in both the interrupt latch register and the interrupt mask register. All interrupts are fixed as either level-sensitive or edge-sensitive, except the $\overline{IRQ3-0}$ hardware interrupts, which are programmable.

The DSP distinguishes between hardware interrupts and software exceptions, handling them differently. When a software exception occurs, the DSP aborts all other instructions in the instruction pipe. When a hardware interrupt occurs, the DSP continues to execute instructions already in the instruction pipe.

Flexible Instruction Set

The 128-bit instruction line, which can contain up to four 32-bit instructions, accommodates a variety of parallel operations for concise programming. For example, one instruction line can direct the DSP to conditionally execute a multiply, an add, and a subtract in both computation blocks while it also branches to another location in the program. Some key features of the instruction set include:

- CLU instructions for communications infrastructure to govern trellis decoding (for example, Viterbi and Turbo decoders) and despreading via complex correlations
- · Algebraic assembly language syntax
- Direct support for all DSP, imaging, and video arithmetic types
- Eliminates toggling DSP hardware modes because modes are supported as options (for example, rounding, saturation, and others) within instructions
- Branch prediction encoded in instruction; enables zerooverhead loops
- Parallelism encoded in instruction line
- Conditional execution optional for all instructions
- User-defined partitioning between program and data memory

DSP MEMORY

The DSP's internal and external memory is organized into a unified memory map, which defines the location (address) of all elements in the system, as shown in Figure 3.

The memory map is divided into four memory areas—host space, external memory, multiprocessor space, and internal memory—and each memory space, except host memory, is subdivided into smaller memory spaces.

The ADSP-TS201S processor internal memory has 24M bits of on-chip DRAM memory, divided into six blocks of 4M bits (128K words × 32 bits). Each block—M0, M2, M4, M6, M8, and M10—can store program instructions, data, or both, so applications can configure memory to suit specific needs. Placing program instructions and data in different memory blocks, however, enables the DSP to access data while performing an instruction fetch. Each memory segment contains a 128K bit cache to enable single cycle access to internal DRAM.

The six internal memory blocks connect to the four 128-bit wide internal buses through a crossbar connection, enabling the DSP to perform four memory transfers in the same cycle. The DSP's internal bus architecture provides a total memory bandwidth of




Figure 3. ADSP-TS201S Memory Map

33.6G bytes per second, enabling the core and I/O to access eight 32-bit data-words and four 32-bit instructions each cycle. The DSP's flexible memory structure enables:

- DSP core and I/O accesses to different memory blocks in the same cycle
- DSP core access to three memory blocks in parallel—one instruction and two data accesses
- · Programmable partitioning of program and data memory
- Program access of all memory as 32-, 64-, or 128-bit words—16-bit words with the DAB

EXTERNAL PORT (OFF-CHIP MEMORY/PERIPHERALS INTERFACE)

The ADSP-TS201S processor's external port provides the DSP's interface to off-chip memory and peripherals. The 4G word address space is included in the DSP's unified address space.

The separate on-chip buses—four 128-bit data buses and four 32-bit address buses—are multiplexed at the SOC interface and transferred to the external port over the SOC bus to create an external system bus transaction. The external system bus provides a single 64-bit data bus and a single 32-bit address bus. The external port supports data transfer rates of 1G byte per second over the external bus.

The external bus can be configured for 32-bit or 64-bit, little-endian operations. When the system bus is configured for 64-bit operations, the lower 32 bits of the external data bus connect to even addresses, and the upper 32 bits connect to odd addresses.

The external port supports pipelined, slow, and SDRAM protocols. Addressing of external memory devices and memory-mapped peripherals is facilitated by on-chip decoding of high order address lines to generate memory bank select signals.





Embedded Processor

The ADSP-TS201S processor provides programmable memory, pipeline depth, and idle cycle for synchronous accesses; and external acknowledge controls to support interfacing to pipelined or slow devices, host processors, and other memory-mapped peripherals with variable access, hold, and disable time requirements.

Host Interface

The ADSP-TS201S processor provides an easy and configurable interface between its external bus and host processors through the external port (see Figure 4). To accommodate a variety of host processors, the host interface supports pipelined or slow protocols for ADSP-TS201S processor access of the host as slave or pipelined for host access of the ADSP-TS201S processor as slave. Each protocol has programmable transmission parameters, such as idle cycles, pipe depth, and internal wait cycles.

The host interface supports burst transactions initiated by a host processor. After the host issues the starting address of the burst and asserts the BRST signal, the DSP increments the address internally while the host continues to assert BRST.

The host interface provides a deadlock recovery mechanism that enables a host to recover from deadlock situations involving the DSP. The BOFF signal provides the deadlock recovery mechanism. When the host asserts BOFF, the DSP backs off the current transaction and asserts HBG and relinquishes the external bus.

The host can directly read or write the internal memory of the ADSP-TS201S processor, and it can access most of the DSP registers, including DMA control (TCB) registers. Vector interrupts support efficient execution of host commands.

Multiprocessor Interface

The ADSP-TS201S processor offers powerful features tailored to multiprocessing DSP systems through the external port and link ports (see Figure 4). This multiprocessing capability provides the highest bandwidth for interprocessor communication, including:

- Up to eight DSPs on a common bus
- On-chip arbitration for glueless multiprocessing
- Link ports for point-to-point communication

The external port and link ports provide integrated, glueless multiprocessing support.

The external port supports a unified address space (see Figure 3) that enables direct interprocessor accesses of each ADSP-TS201S processor's internal memory and registers. The DSP's on-chip distributed bus arbitration logic provides simple, glueless connection for systems containing up to eight ADSP-TS201S processors and a host processor. Bus arbitration has a rotating priority. Bus lock supports indivisible readmodify-write sequences for semaphores. A bus fairness feature prevents one DSP from holding the external bus too long.

The DSP's four link ports provide a second path for interprocessor communications with throughput of 4G bytes per second. The cluster bus provides 1G byte per second throughput—with a total of 4.8G bytes per second interprocessor bandwidth (limited by SOC bandwidth).

SDRAM Controller

The SDRAM controller controls the ADSP-TS201S processor's transfers of data to and from external synchronous DRAM (SDRAM) at a throughput of 32 bits or 64 bits per SCLK cycle using the external port and SDRAM control pins.

The SDRAM interface provides a glueless interface with standard SDRAMs—16M bit, 64M bit, 128M bit, 256M bit, and 512M bit. The DSP supports directly a maximum of four banks of 64M words × 32 bits of SDRAM. The SDRAM interface is mapped in external memory in each DSP's unified memory map.

EPROM Interface

The ADSP-TS201S processor can be configured to boot from an external 8-bit EPROM at reset through the external port. An automatic process (which follows reset) loads a program from the EPROM into internal memory. This process uses 16 wait cycles for each read access. During booting, the BMS pin functions as the EPROM chip select signal. The EPROM boot procedure uses DMA Channel 0, which packs the bytes into 32-bit instructions. Applications can also access the EPROM (write flash memories) during normal operation through DMA.

The EPROM or flash memory interface is not mapped in the DSP's unified memory map. It is a byte address space limited to a maximum of 16M bytes (24 address bits). The EPROM or flash memory interface can be used after boot via a DMA.

DMA CONTROLLER

The ADSP-TS201S processor's on-chip DMA controller, with 14 DMA channels, provides zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the DSP's core, enabling DMA operations to occur while the DSP's core continues to execute program instructions.

The DMA controller performs DMA transfers between internal memory, external memory, and memory-mapped peripherals; the internal memory of other DSPs on a common bus, a host processor, or link port I/O; between external memory and external peripherals or link port I/O; and between an external bus master and internal memory or link port I/O. The DMA controller performs the following DMA operations:

- External port block transfers. Four dedicated bidirectional DMA channels transfer blocks of data between the DSP's internal memory and any external memory or memorymapped peripheral on the external bus. These transfers support master mode and handshake mode protocols.
- Link port transfers. Eight dedicated DMA channels (four transmit and four receive) transfer quad-word data only between link ports and between a link port and internal or




Figure 4. ADSP-TS201S Shared Memory Multiprocessing System

external memory. These transfers only use handshake mode protocol. DMA priority rotates between the four receive channels.

 AutoDMA transfers. Two dedicated unidirectional DMA channels transfer data received from an external bus master to internal memory or to link port I/O. These transfers only use slave mode protocol, and an external bus master must initiate the transfer.

The DMA controller provides these additional features:

 Flyby transfers. Flyby operations only occur through the external port (DMA Channel 0) and do not involve the DSP's core. The DMA controller acts as a conduit to transfer data from an I/O device to external SDRAM memory.

- During a transaction, the DSP relinquishes the external data bus; outputs addresses and memory selects $(\overline{MSSD3}-0)$; outputs the \overline{IORD} , \overline{IOWR} , \overline{IOEN} , and $\overline{RD}/\overline{WR}$ strobes; and responds to ACK.
- DMA chaining. DMA chaining operations enable applications to automatically link one DMA transfer sequence to another for continuous transmission. The sequences can occur over different DMA channels and have different transmission attributes.
- Two-dimensional transfers. The DMA controller can access and transfer two-dimensional memory arrays on any DMA transmit or receive channel. These transfers are implemented with index, count, and modify registers for both the X and Y dimensions.



LINK PORTS (LVDS)

The DSP's four full-duplex link ports each provide additional four-bit receive and four-bit transmit I/O capability, using low voltage, differential-signal (LVDS) technology. With the ability to operate at a double data rate—latching data on both the rising and falling edges of the clock—running at up to 500 MHz, each link port can support up to 500M bytes per second per direction, for a combined maximum throughput of 4G bytes per second.

The link ports provide an optional communications channel that is useful in multiprocessor systems for implementing point-to-point interprocessor communications. Applications can also use the link ports for booting.

Each link port has its own triple-buffered quad-word input and double-buffered quad-word output registers. The DSP's core can write directly to a link port's transmit register and read from a receive register, or the DMA controller can perform DMA transfers through eight (four transmit and four receive) dedicated link port DMA channels.

Each link port direction has three signals that control its operation. For the transmitter, LxCLKOUT is the output transmit clock, LxACKI is the handshake input to control the data flow, and the $\overline{\text{LxBCMPO}}$ output indicates that the block transfer is complete. For the receiver, LxCLKIN is the input receive clock, LxACKO is the handshake output to control the data flow, and the $\overline{\text{LxBCMPI}}$ input indicates that the block transfer is complete. The LxDATO3–0 pins are the data output bus for the transmitter and the LxDATI3–0 pins are the input data bus for the receiver.

Applications can program separate error detection mechanisms for transmit and receive operations (applications can use the checksum mechanism to implement consecutive link port transfers), the size of data packets, and the speed at which bytes are transmitted.

TIMER AND GENERAL-PURPOSE I/O

The ADSP-TS201S processor has a timer pin (TMR0E) that generates output when a programmed timer counter has expired, and four programmable general-purpose I/O pins (FLAG3–0) that can function as either single-bit input or output. As outputs, these pins can signal peripheral devices; as inputs, they can provide the test for conditional branching.

RESET AND BOOTING

The ADSP-TS201S processor has three levels of reset:

- Power-up reset after power-up of the system (SCLK, all static inputs, and strap pins are stable), the RST_IN pin must be asserted (low).
- Normal reset for any chip reset following the power-up reset, the RST_IN pin must be asserted (low).
- DSP-core reset when setting the SWRST bit in EMUCTL, the DSP core is reset, but not the external port or I/O.

For normal operations, tie the $\overline{RST_OUT}$ pin to the $\overline{POR_IN}$ pin.

After reset, the ADSP-TS201S processor has four boot options for beginning operation:

- Boot from EPROM.
- Boot by an external master (host or another ADSP-TS201S processor).
- · Boot by link port.
- No boot—start running from memory address selected with one of the IRQ3-0 interrupt signals. See Table 2.

Using the "no boot" option, the ADSP-TS201S processor must start running from memory when one of the interrupts is asserted.

Table 2. No Boot, Run from Memory Addresses

Interrupt	Address
IRQ0	0x3000 0000 (External Memory)
IRQ1	0x3800 0000 (External Memory)
IRQ2	0x8000 0000 (External Memory)
IRQ3	0x0000 0000 (Internal Memory)

The ADSP-TS201S processor core always exits from reset in the idle state and waits for an interrupt. Some of the interrupts in the interrupt vector table are initialized and enabled after reset.

CLOCK DOMAINS

The DSP uses calculated ratios of the SCLK clock to operate, as shown in Figure 5. The instruction execution rate is equal to CCLK. A PLL from SCLK generates CCLK which is phase-locked. The SCLKRATx pins define the clock multiplication of SCLK to CCLK (see Table 4). The link port clock is generated from CCLK via a software programmable divisor, and the SOC bus operates at 1/2 CCLK. Memory transfers to exter-nal and link port buffers operate at the SOCCLK rate. SCLK also provides clock input for the external bus interface and defines the ac specification reference for the external bus signals. The external bus interface runs at the SCLK frequency. The maximum SCLK frequency is one quarter the internal DSP clock (CCLK) frequency.




Figure 5. Clock Domains

Embedded Processor


POWER DOMAINS

The ADSP-TS201S processor has separate power supply connections for internal logic (V_{DD}), circuits (V_{DD A}), I/O buffer $(V_{DD IO})$, and internal DRAM $(V_{DD DRAM})$ power supply.

Note that the $V_{DD\ A}$ supply powers the clock generator PLLs. To produce a stable clock, systems must provide a clean power supply to power input V_{DD} A. Designs must pay critical attention to bypassing the V_{DD} A supply.

FILTERING REFERENCE VOLTAGE AND CLOCKS


Figure 6 and Figure 7 show possible circuits for filtering V_{REF}, and $SCLK_{\mbox{\scriptsize REF}}$. These circuits provide the reference voltages for the switching voltage reference and system clock reference.



R1: $2k\Omega$ SERIES RESISTOR (±1%) R2: 2.55kΩ SERIES RESISTOR (±1%)

C1: 1µF CAPACITOR (SMD) C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP'S PINS

Figure 6. V_{REF} Filtering Scheme



R1: 2kΩ SERIES RESISTOR (±1%) R2: 2.55kΩ SERIES RESISTOR (±1%)

C1: 1µF CAPACITOR (SMD)
C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP'S PINS

*IF CLOCK DRIVER VOLTAGE > V_{DD_IO}

Figure 7. SCLK_V_{REF} Filtering Scheme

DEVELOPMENT TOOLS

The ADSP-TS201S processor is supported with a complete set of software and hardware development tools, including emulators and VisualDSP++®‡ development environment. The same emulator hardware that supports other TigerSHARC processors also fully emulates the ADSP-TS201S processor.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ run-time library that includes DSP and mathematical functions. A key point for theses tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to DSP assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the real-time characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- · Insert breakpoints
- Set conditional breakpoints on registers, memory, and stacks
- · Trace instruction execution
- Perform linear or statistical profiling of program execution
- · Fill, dump, and graphically plot the contents of memory
- · Perform source level debugging
- Create custom debugger windows

The VisualDSP++ IDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the TigerSHARC processor development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits programmers to:

- · Control how the development tools process inputs and generate outputs
- Maintain a one-to-one correspondence with the tool's command line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively,





Embedded Processor

eliminating the need to start from the very beginning when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

VCSE is a technology for creating, using, and reusing software components (independent modules of substantial functionality) to quickly and reliably assemble software applications. It also is used for downloading components from the Web, dropping them into the application, and publishing component archives from within VisualDSP++. VCSE supports component implementation in C/C++ or assembly language.

Use the expert linker to visually manipulate the placement of code and data on the embedded system, view memory use in a color-coded graphical form, easily move code and data to different areas of the DSP or external memory with a drag of the mouse, and examine runtime stack and heap usage. The expert linker is fully compatible with existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-TS201S processor to monitor and control the target board processor during emulation. The emulator provides full speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools , third parties provide a wide range of tools supporting the TigerSHARC processor family. Hardware tools include TigerSHARC processor PC plug-in cards. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

EVALUATION KIT

EZ-KIT Lite ^{®†} evaluation platforms is used as a cost-effective method to learn more about developing or prototyping applications with processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs,

power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board flash device to store user-specific boot code, enabling the board to run as a standalone unit, without being connected to the PC.

DESIGNING AN EMULATOR-COMPATIBLE DSP BOARD (TARGET)

The emulators are tools that every DSP developer needs in order to test and debug hardware and software systems. An IEEE 1149.1 JTAG test access port (TAP) is supplied on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-TS201S processor's architecture and functionality.



empiroso co., eta

PIN FUNCTION DESCRIPTIONS

While most of the ADSP-TS201S processor's input pins are normally synchronous—tied to a specific clock—a few are asynchronous. For these asynchronous signals, an on-chip synchronization circuit prevents metastability problems. Use the ac specification for asynchronous signals when the system design requires predictable, cycle-by-cycle behavior for these signals.

The output pins can be three-stated during normal operation. The DSP three-states all output pins during reset, allowing these pins to get to their internal pull-up or pull-down state. Some pins have an internal pull-up or pull-down resistor (±30% tolerance) that maintains a known value during transitions between different drivers.

Table 3. Pin Definitions—Clocks and Reset

Signal	Туре	Term	Description
SCLKRAT2-0	I (pd)	na	Core Clock Ratio. The DSP's core clock (CCLK) rate = $n \times SCLK$, where n is user-programmable using the SCLKRATx pins to the values shown in Table 4. These pins may change only during reset; connect these pins to V_{DD_IO} or V_{SS} . All reset specifications in Table 25, Table 26, and Table 27 must be satisfied. The core clock rate (CCLK) is the instruction cycle rate.
SCLK	I	na	System Clock Input. The DSP's system input clock for cluster bus. The core clock rate is user-programmable using the SCLKRATx pins.
RST_IN	I/A	na	Reset. Sets the DSP to a known state and causes program to be in idle state. RST_IN must be asserted a specified time according to the type of reset operation.
RST_OUT	О	na	Reset Output. Indicates that the DSP reset is complete. Connect to POR_IN.
POR_IN	I/A	na	Power-On Reset for internal DRAM. Connect to RST_OUT.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics.

Table 4. SCLK Ratio

SCLK	RAT2-0	Ratio
000	(default)	4
001		5
010		6
011		7
100		8
101		10
110		12
111		Reserved



Embedded Processor

Table 5. Pin Definitions—External Port Bus Controls

Signal	Type	Term	Description
ADDR31-0	I/O/T (pu_ad)	nc	Address Bus. The DSP issues addresses for accessing memory and peripherals on these pins. In a multiprocessor system, the bus master drives addresses for accessing internal memory or I/O processor registers of other ADSP-TS201S processors. The DSP inputs addresses when a host or another DSP accesses its internal memory or I/O processor registers.
DATA63-0	I/O/T (pu_ad)	nc	External Data Bus. The DSP drives and receives data and instructions on these pins. Pull-up or pull-down resistors on unused DATA pins are unnecessary.
RD	I/O/T (pu_0)	epu ¹	Memory Read. \overline{RD} is asserted whenever the DSP reads from any slave in the system, excluding SDRAM. When the DSP is a slave, \overline{RD} is an input and indicates read transactions that access its internal memory or universal registers. In a multiprocessor system, the bus master drives \overline{RD} . \overline{RD} changes concurrently with ADDR pins.
WRL	I/O/T (pu_0)	epu ¹	Write Low. WRL is asserted in two cases: when the processor writes to an even address word of external memory or to another external bus agent; and when the processor writes to a 32-bit zone (host, memory, or DSP programmed to 32-bit bus). An external master (host or DSP) asserts WRL for writing to a DSP's low word of internal memory. In a multiprocessor system, the bus master drives WRL. WRL changes concurrently with ADDR pins. When the DSP is a slave, WRL is an input and indicates write transactions that access its internal memory or universal registers.
WRH	I/O/T (pu_0)	epu ¹	Write High. WRH is asserted when the processor writes a long word (64 bits) or writes to an odd address word of external memory or to another external bus agent on a 64-bit data bus. An external master (host or another DSP) must assert WRH for writing to a DSP's high word of 64-bit data bus. In a multiprocessing system, the bus master drives WRH. WRH changes concurrently with ADDR pins. When the DSP is a slave, WRH is an input and indicates write transactions that access its internal memory or universal registers.
ACK	I/O/T/OD (pu_od_0)	epu ¹	Acknowledge. External slave devices can deassert ACK to add wait states to external memory accesses. ACK is used by I/O devices, memory controllers, and other peripherals on the data phase. The DSP can deassert ACK to add wait states to read and write accesses of its internal memory. The pull-up is $50~\Omega$ on low-to-high transactions and is $500~\Omega$ on all other transactions.
BMS	O/T (pu_0)	na	Boot Memory Select. <u>BMS</u> is the chip select for boot EPROM or flash memory. During reset, the DSP uses <u>BMS</u> as a strap pin (EBOOT) for EPROM boot mode. In a multiprocessor system, the DSP bus master drives <u>BMS</u> . For details, see <u>Reset and Booting</u> and the EBOOT signal description in <u>Table 16</u> .
MS1-0	O/T (pu_0)	nc	Memory Select. $\overline{\text{MS0}}$ or $\overline{\text{MS1}}$ is asserted whenever the DSP accesses memory banks 0 or 1, respectively. $\overline{\text{MS1}}$ are decoded memory address pins that change concurrently with ADDR pins. When ADDR31:27 = 0b00110, $\overline{\text{MS0}}$ is asserted. When ADDR31:27 = 0b00111, $\overline{\text{MS1}}$ is asserted. In multiprocessor systems, the master DSP drives $\overline{\text{MS1}}$ =0.
MSH	O/T (pu_0)	nc	Memory Select Host. $\overline{\text{MSH}}$ is asserted whenever the DSP accesses the host address space (ADDR31 = 0b1). $\overline{\text{MSH}}$ is a decoded memory address pin that changes concurrently with ADDR pins. In a multiprocessor system, the bus master DSP drives $\overline{\text{MSH}}$.
BRST	I/O/T (pu_0)	epu ¹	Burst. The current bus master (DSP or host) asserts this pin to indicate that it is reading or writing data associated with consecutive addresses. A slave device can ignore addresses after the first one and increment an internal address counter after each transfer. For host-to-DSP burst accesses, the DSP increments the address automatically while BRST is asserted.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 500 Ω on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .

Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k Ω to V_{SS} ; epu = external pull-up approximately 5 k Ω to V_{DD_IO} , nc = not connected; na = not applicable (always used); V_{DD_IO} = connect directly to V_{DD_IO} ; V_{SS} = connect directly to V_{SS}

¹ This external pull-up may be omitted for the ID = 000 TigerSHARC processor.



Embedded Processor

Table 6. Pin Definitions—External Port Arbitration

Signal	Туре	Term	Description
BR7-0	I/O	V _{DD_IO} ¹	Multiprocessing Bus Request Pins. Used by the DSPs in a multiprocessor system to arbitrate for bus mastership. Each DSP drives its own \overline{BRx} line (corresponding to the value of its ID2–0 inputs) and monitors all others. In systems with fewer than eight DSPs, set the unused \overline{BRx} pins high ($V_{DD,10}$).
ID2-0	l (pd)	na	Multiprocessor ID. Indicates the DSP's ID, from which the DSP determines its order in a multiprocessor system. These pins also indicate to the DSP which bus request $(\overline{BRO}-\overline{BR7})$ to assert when requesting the bus: $000=\overline{BR0}$, $001=\overline{BR1}$, $010=\overline{BR2}$, $011=\overline{BR3}$, $100=\overline{BR4}$, $101=\overline{BR5}$, $110=\overline{BR6}$, or $111=\overline{BR7}$. ID2-0 must have a
ВМ	O	na	constant value during system operation and can change during reset only. Bus Master. The current bus master DSP asserts BM. For debugging only. At reset this is a strap pin. For more information, see Table 16.
BOFF	I	epu	Back Off. A deadlock situation can occur when the host and a DSP try to read from each other's bus at the same time. When deadlock occurs, the host can assert BOFF to force the DSP to relinquish the bus before completing its outstanding transaction.
BUSLOCK	O/T (pu_0)	na	Bus Lock Indication. Provides an indication that the current bus master has locked the bus. At reset, this is a strap pin. For more information, see Table 16.
HBR	I	epu	Host Bus Request. A host must assert HBR to request control of the DSP's external bus. When HBR is asserted in a multiprocessing system, the bus master relinquishes the bus and asserts HBG once the outstanding transaction is finished.
HBG	I/O/T (pu_0)	epu ²	Host Bus Grant. Acknowledges HBR and indicates that the host can take control of the external bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, MSH, MSSD3–0, MS1–0, RD, WRL, WRH, BMS, BRST, IORD, IOWR, IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM, and HDQM pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts HBG until the host deasserts HBR. In multiprocessor systems, the current bus master DSP drives HBG, and all slave DSPs monitor it.
СРА	I/O/OD (pu_od_0)	epu ²	Core Priority Access. Asserted while the DSP's core accesses external memory. This pin enables a slave DSP to interrupt a master DSP's background DMA transfers and gain control of the external bus for core-initiated transactions. \overline{CPA} is an open drain output, connected to all DSPs in the system. If not required in the system, leave \overline{CPA} unconnected (external pull-ups will be required for DSP ID = 1 through ID = 7).
DPA	I/O/OD (pu_od_0)	epu ²	DMA Priority Access. Asserted while a high priority DSP DMA channel accesses external memory. This pin enables a high priority DMA channel on a slave DSP to interrupt transfers of a normal priority DMA channel on a master DSP and gain control of the external bus for DMA-initiated transactions. \overline{DPA} is an open drain output, connected to all DSPs in the system. If not required in the system, leave \overline{DPA} unconnected (external pull-ups will be required for DSP ID = 1 through ID = 7).

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .

¹ The \overline{BRx} pin matching the ID2-0 input selection for the processor should be left nc if unused. For example, the processor with ID = 000 has $\overline{BR0}$ = nc and $\overline{BR7-1}$ = V_{DD_10} .

² This external pull-up resistor may be omitted for the ID = 000 TigerSHARC processor.



Embedded Processor

Table 7. Pin Definitions—External Port DMA/Flyby

Signal	Туре	Term	Description
DMAR3-0	I/A	epu	DMA Request Pins. Enable external I/O devices to request DMA services from the DSP. In response to DMARx, the DSP performs DMA transfers according to the DMA channel's initialization. The DSP ignores DMA requests from uninitialized channels.
ĪOWR	O/T (pu_0)	nc	I/O Write. When a DSP DMA channel initiates a flyby mode read transaction, the DSP asserts the IOWR signal during the data cycles. This assertion makes the I/O device sample the data instead of the TigerSHARC.
ĪORD	O/T (pu_0)	nc	I/O Read. When a DSP DMA channel initiates a flyby mode write transaction, the DSP asserts the $\overline{\text{IORD}}$ signal during the data cycle. This assertion with the $\overline{\text{IOEN}}$ makes the I/O device drive the data instead of the TigerSHARC.
ĪOEN	O/T (pu_0)	nc	I/O Device Output Enable. Enables the output buffers of an external I/O device for fly- by transactions between the device and external memory. Active on flyby transactions.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .



Embedded Processor

Table 8. Pin Definitions—External Port SDRAM Controller

Signal	Type	Term	Description
MSSD3-0	I/O/T (pu_0)	nc	Memory Select SDRAM. MSSD0, MSSD1, MSSD2, or MSSD3 is asserted whenever the DSP accesses SDRAM memory space. MSSD3–0 are decoded memory address pins that are asserted whenever the DSP issues an SDRAM command cycle (access to
			ADDR31:30 = 0b01—except reserved spaces shown in Figure 3). In a multiprocessor system, the master DSP drives MSSD3-0.
RAS	I/O/T (pu_0)	nc	Row Address Select. When sampled low, \overline{RAS} indicates that a row address is valid in a read or write of SDRAM. In other SDRAM accesses, it defines the type of operation to execute according to SDRAM specification.
CAS	I/O/T (pu_0)	nc	Column Address Select. When sampled low, <u>CAS</u> indicates that a column address is valid in a read or write of SDRAM. In other SDRAM accesses, it defines the type of operation to execute according to the SDRAM specification.
LDQM	O/T (pu_0)	nc	Low Word SDRAM Data Mask. When sampled high, three-states the SDRAM DQ buffers. LDQM is valid on SDRAM transactions when \overline{CAS} is asserted, and inactive on read transactions. On write transactions, LDQM is active when accessing an odd address word on a 64-bit memory bus to disable the write of the low word.
HDQM	O/T (pu_0)	nc	High Word SDRAM Data Mask. When sampled high, three-states the SDRAM DQ buffers. HDQM is valid on SDRAM transactions when CAS is asserted, and inactive on read transactions. On write transactions, HDQM is active when accessing an even address in word accesses or when memory is configured for a 32-bit bus to disable the write of the high word.
SDA10	O/T (pu_0)	nc	SDRAM Address Bit 10. Separate A10 signals enable SDRAM refresh operation while the DSP executes non-SDRAM transactions.
SDCKE	I/O/T (pu_m/ pd_m)	nc	SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh or suspend modes. A slave DSP in a multiprocessor system does not have the pull-up or pull-down. A master DSP (or ID = 0 in a single processor system) has a pull-up before granting the bus to the host, except when the SDRAM is put in self refresh mode. In self refresh mode, the master has a pull-down before granting the bus to the host.
SDWE	I/O/T (pu_0)	nc	SDRAM Write Enable. When sampled low while $\overline{\text{CAS}}$ is active, $\overline{\text{SDWE}}$ indicates an SDRAM write access. When sampled high while $\overline{\text{CAS}}$ is active, $\overline{\text{SDWE}}$ indicates an SDRAM read access. In other SDRAM accesses, $\overline{\text{SDWE}}$ defines the type of operation to execute according to SDRAM specification.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd** = internal pull-down 5 kΩ on DSP ID = 0; **pu** = internal pull-up 5 kΩ on DSP ID = 0; **pu** = internal pull-up 5 kΩ on DSP ID = 0; **pd** = internal pull-down 5 kΩ on DSP bus master; **pu** = internal pull-up 5 kΩ on DSP bus ma

Embedded Processor

Table 9. Pin Definitions—JTAG Port

Signal	Туре	Term	Description
<u>EMU</u>	O/OD	nc ¹	Emulation. Connected to the DSP's JTAG emulator target board connector only.
TCK	I	epd or epu ¹	Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.
TDI	I (pu_ad)	nc ¹	Test Data Input (JTAG). A serial data input of the scan path.
TDO	O/T	nc ¹	Test Data Output (JTAG). A serial data output of the scan path.
TMS	I (pu_ad)	nc ¹	Test Mode Select (JTAG). Used to control the test state machine.
TRST	I/A (pu_ad)	na	Test Reset (JTAG). Resets the test state machine. TRST must be asserted or pulsed low after power up for proper device operation. For more information, see Reset and Booting.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .

Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k Ω to V_{SS}; epu = external pull-up approximately 5 k Ω to V_{DD_IO}, nc = not connected; na = not applicable (always used); V_{DD_IO} = connect directly to V_{DD_IO}; V_{SS} = connect directly to V_{SS}

Table 10. Pin Definitions-Flags, Interrupts, and Timer

Signal	Туре	Term	Description
FLAG3-0	I/O/A (pu)	nc	FLAG pins. Bidirectional input/output pins can be used as program conditions. Each pin can be configured individually for input or for output. FLAG3–0 are inputs after power-up and reset.
ĪRQ3-0	I/A (pu)	nc	Interrupt Request. When asserted, the DSP generates an interrupt. Each of the $\overline{IRQ3-0}$ pins can be independently set for edge-triggered or level-sensitive operation. After reset, these pins are disabled unless the $\overline{IRQ3-0}$ strap option and interrupt vectors are initialized for booting.
TMR0E	0	na	Timer 0 expires. This output pulses whenever timer 0 expires. At reset, this is a strap pin. For more information, see Table 16.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .

¹ See the reference to the JTAG emulation technical reference EE-68.



Embedded Processor

Table 11. Pin Definitions—Link Ports

Signal	Туре	Term	Description
LxDATO3-0P	0	nc	Link Ports 3–0 Data 3–0 Transmit LVDS P
LxDATO3-0N	О	nc	Link Ports 3–0 Data 3–0 Transmit LVDS N
LxCLKOUTP	О	nc	Link Ports 3–0 Transmit Clock LVDS P
LxCLKOUTN	О	nc	Link Ports 3–0 Transmit Clock LVDS N
LxACKI	I (pd)	nc	Link Ports 3–0 Receive Acknowledge. Using this signal, the receiver indicates to the transmitter that it may continue the transmission.
LxBCMPO	O (pu)	nc	Link Ports 3–0 Block Completion. When the transmission is executed using DMA, this signal indicates to the receiver that the transmitted block is completed. The pull-up resistor is present on LOBCMPO only. At reset, the L1BCMPO, L2BCMPO, and L3BCMPO pins are strap pins. For more information, see Table 16.
LxDATI3-0P	1	V_{DD_IO}	Link Ports 3–0 Data 3–0 Receive LVDS P
LxDATI3-0N	1	V_{DD_IO}	Link Ports 3–0 Data 3–0 Receive LVDS N
LxCLKINP	I/A	V_{DD_IO}	Link Ports 3–0 Receive Clock LVDS P
LxCLKINN	I/A	V_{DD_IO}	Link Ports 3–0 Receive Clock LVDS N
LxACKO	0	nc	Link Ports 3–0 Transmit Acknowledge. Using this signal, the receiver indicates to the transmitter that it may continue the transmission.
LxBCMPI	I (pd_l)	V_{SS}	Link Ports 3–0 Block Completion. When the reception is executed using DMA, this signal indicates to the receiver that the transmitted block is completed.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd_0** = internal pull-down 5 kΩ on DSP ID = 0; **pu_0** = internal pull-up 5 kΩ on DSP ID = 0; **pu_od_0** = internal pull-up 5 kΩ on DSP ID = 0; **pd_m** = internal pull-down 5 kΩ on DSP bus master; **pu_m** = internal pull-up 5 kΩ on DSP bus master; **pu_ad** = internal pull-up 40 kΩ; **pd_I** = internal pull-down 50 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .

Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k Ω to V_{SS}; epu = external pull-up approximately 5 k Ω to V_{DD_IO}, nc = not connected; na = not applicable (always used); V_{DD_IO} = connect directly to V_{DD_IO}; V_{SS} = connect directly to V_{SS}

Table 12. Pin Definitions—Impedance Control, Drive Strength Control, and Regulator Enable

Signal	Туре	Term	Description
CONTROLIMP0 CONTROLIMP1	I (pd) I (pu)	na na	Impedance Control. As shown in Table 13, the CONTROLIMP1–0 pins select between normal driver mode and A/D driver mode. When using normal mode (recommended), the output drive strength is set relative to maximum drive strength according to Table 14. When using A/D mode, the resistance control operates in the mode, where drive strength is continuously controlled to match a specific line impedance as shown in Table 14.
DS2, 0 DS1	I (pu) I (pd)	na	Digital Drive Strength Selection. Selected as shown in Table 14. For drive strength calculation, see Output Drive Currents. The drive strength for some pins is preset, not controlled by the DS2–0 pins. The pins that are always at drive strength 7 (100%) include: CPA, DPA, TDO, EMU, and RST_OUT. The drive strength for the ACK pin is always x2 drive strength 7 (100%).
ENEDREG	I (pu)	V _{SS}	Connect the ENEDREG pin to V_{SS} . Connect the V_{DD_DRAM} pins to a properly decoupled DRAM power supply.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics.



Table 13. Impedance Control Selection

CONTROLIMP1-0	Driver Mode	
00 (recommended)	Normal	
01	Reserved	
10 (default)	A/D Mode	
11	Reserved	

Table 14. Drive Strength/Output Impedance Selection

DS2-0 Pins	Drive Strength ¹	Output Impedance ²
000	Strength 0 (11.1%)	26 Ω
001	Strength 1 (23.8%)	32 Ω
010	Strength 2 (36.5%)	40Ω
011	Strength 3 (49.2%)	50 Ω
100	Strength 4 (61.9%)	62 Ω
101 (default)	Strength 5 (74.6%)	70 Ω
110	Strength 6 (87.3%)	96 Ω
111	Strength 7 (100%)	120 Ω

¹CONTROLIMP1 = 0, A/D mode disabled.

Table 15. Pin Definitions-Power, Ground, and Reference

Signal	Type	Term	Description
V_{DD}	Р	na	V _{DD} pins for internal logic.
V_{DD_A}	P	na	V_{DD} pins for circuits. Pay critical attention to bypassing this supply. V_{DD}
V_{DD_IO}	P	na	pins for I/O buffers.
V_{DD_DRAM}	P	na	V _{DD} pins for internal DRAM.
V_{REF}	I	na	Reference voltage defines the trip point for all input buffers, except SCLK, $\overline{RST_IN}$, $\overline{POR_IN}$, $\overline{IRQ3-0}$, $\overline{FLAG3-0}$, $\overline{DMAR3-0}$, $\overline{ID2-0}$, $\overline{CONTROLIMP1-0}$, $\overline{LxDATO3-0P/N}$, $\overline{LxCLKOUTP/N}$, $\overline{LxDATI3-0P/N}$, $\overline{LxCLKINP/N}$, \overline{TCK} , \overline{TDI} , \overline{TMS} , and \overline{TRST} . \overline{V}_{REF} can be connected to a power supply or set by a voltage divider circuit as shown in Figure 6. For more information, see Filtering Reference Voltage and Clocks .
SCLK_V _{REF}	ı	na	System Clock Reference. Connect this pin to a reference voltage as shown in Figure 7. For more information, see Filtering Reference Voltage and Clocks.
V_{SS}	G	na	Ground pins.
NC	_	nc	No Connect. Do not connect these pins to anything (not to any supply, signal, or each other). These pins are reserved and must be left unconnected.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd** = internal pull-down 5 kΩ on DSP ID = 0; **pu** = internal pull-up 5 kΩ on DSP ID = 0; **pu** = internal pull-up 5 kΩ on DSP ID = 0; **pd** = internal pull-up 5 kΩ on DSP bus master; **pu** = internal pull-up 5 kΩ on DSP bus mast

²CONTROLIMP1 = 1, A/D mode enabled.



STRAP PIN FUNCTION DESCRIPTIONS

Some pins have alternate functions at reset. Strap options set DSP operating modes. During reset, the DSP samples the strap option pins. Strap pins have an internal pull-up or pull-down for the default value. If a strap pin is not connected to an over-driving external pull-up, pull-down, or logic load, the DSP samples the default value during reset. If strap pins are

connected to logic inputs, a stronger external pull-up or pull-down may be required to ensure default value depending on leakage and/or low level input current of the logic load. To set a mode other than the default mode, connect the strap pin to a sufficiently stronger external pull-up or pull-down. Table 16 lists and describes each of the DSP's strap pins.

Table 16. Pin Definitions—I/O Strap Pins

Signal	Type (at Reset)	On Pin	Description
EBOOT	l (pd_0)	BMS	EPROM Boot. 0 = boot from EPROM immediately after reset (default) 1 = idle after reset and wait for an external device to boot DSP through the external port or a link port
IRQEN	l (pd)	ВМ	Interrupt Enable. 0 = disable and set IRQ3-0 interrupts to edge-sensitive after reset (default) 1 = enable and set IRQ3-0 interrupts to level-sensitive immediately after reset
LINK_DWIDTH	(pd)	TMROE	Link Port Input Default Data Width. 0 = 1-bit (default) 1 = 4-bit
SYS_REG_WE	(pd_0)	BUSLOCK	SYSCON and SDRCON Write Enable. 0 = one-time writable after reset (default) 1 = always writable
TM1	l (pu)	L1BCMPO	Test Mode 1. Do not overdrive default value during reset.
TM2	l (pu)	L2BCMPO	Test Mode 2. Do not overdrive default value during reset.
TM3	l (pu)	L3BCMPO	Test Mode 3. Do not overdrive default value during reset.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**_od_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**_m = internal pull-down 5 kΩ on DSP bus master; **pu**_m = internal pull-up 5 kΩ on DSP bus master; **pu**_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics .

When default configuration is used, no external resistor is needed on the strap pins. To apply other configurations, a 500 Ω resistor connected to V_{DD_IO} is required. If providing external pull-downs, do not strap these pins directly to V_{SS} ; the strap pins require 500 Ω resistor straps.

All strap pins are sampled on the rising edge of $\overline{RST_IN}$ (deassertion edge). Each pin latches the strapped pin state (state of the strap pin at the rising edge of $\overline{RST_IN}$). Shortly after deassertion of $\overline{RST_IN}$, these pins are reconfigured to their normal functionality.

These strap pins have an internal pull-down resistor, pull-up resistor, or no-resistor (three-state) on each pin. The resistor type, which is connected to the I/O pad, depends on whether $\overline{RST_IN}$ is active (low) or if $\overline{RST_IN}$ is deasserted (high). Table 17 shows the resistors that are enabled during active reset and during normal operation.

Table 17. Strap Pin Internal Resistors—Active Reset $(\overline{RST_IN} = 0)$ vs. Normal Operation $(\overline{RST_IN} = 1)$

Pin	RST_IN = 0	RST_IN = 1
BMS	(pd_0)	(pu_0)
BM	(pd)	Driven
TMR0E	(pd)	Driven
BUSLOCK	(pd_0)	(pu_0)
L1BCMPO	(pu)	Driven
L2BCMPO	(pu)	Driven
L3BCMPO	(pu)	Driven

pd = internal pull-down 5 kΩ; pu = internal pull-up 5 kΩ;

pd_0 = internal pull-down 5 k Ω on DSP ID = 0;

 pu_0 = internal pull-up 5 kΩ on DSP ID = 0



SPECIFICATIONS

Note that component specifications are subject to change without notice. For information on link port electrical characteristics, see Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing.

OPERATING CONDITIONS

Parameter	Description	Test Conditions	Grade ¹	Min	Тур	Max	Unit
V _{DD}	Internal Supply Voltage	@ CCLK = 600 MHz	060	1.14	1.20	1.26	V
		@ CCLK = 500 MHz	050	1.00	1.05	1.10	V
V_{DD_A}	Supply Voltage	@ CCLK = 600 MHz	060	1.14	1.20	1.26	V
		@ CCLK = 500 MHz	050	1.00	1.05	1.10	V
V_{DD_IO}	I/O Supply Voltage		(all)	2.38	2.50	2.63	V
V_{DD_DRAM}	Internal DRAM Supply Voltage	@ CCLK = 600 MHz	060	1.52	1.60	1.68	V
		@ CCLK = 500 MHz	050	1.425	1.500	1.575	V
T_{CASE}	Case Operating Temperature		Α	-40		+85	°C
T _{CASE}	Case Operating Temperature		w	-40		+105	°C
V_{IH1}	High Level Input Voltage ^{2, 3}	$ @ V_{DD}, V_{DD_IO} = Max $	(all)	1.7		3.63	V
V_{IH2}	High Level Input Voltage ^{3, 4}	$ @ V_{DD}, V_{DD_IO} = Max $	(all)	1.9		3.63	V
V_{IL}	Low Level Input Voltage ^{3, 5}	$ @ V_{DD}, V_{DD_IO} = Min $	(all)	-0.33		+0.8	V
I_{DD}	V _{DD} Supply Current, Typical Activity ⁶	@ CCLK = 600 MHz, $V_{DD} = 1.20 \text{ V}$, $T_{CASE} = 25^{\circ}\text{C}$	060		2.90		Α
		@ CCLK = 500 MHz, $V_{DD} = 1.05 \text{ V}$, $T_{CASE} = 25^{\circ}\text{C}$	050		2.06		Α
I_{DD_A}	V _{DD_A} Supply Current, Typical Activity	@ CCLK = 600 MHz, V _{DD} = 1.20 V, T _{CASE} = 25°C	060		25	55	mA
		@ CCLK = 500 MHz, V _{DD} = 1.05 V, T _{CASE} = 25°C	050		20	50	mA
I_{DD_IO}	V _{DD_IO} Supply Current, Typical Activity ⁶	@ SCLK = 62.5 MHz, V _{DD_IO} = 2.5 V, T _{CASE} = 25°C	(all)		0.15		Α
I _{DD_DRAM}	V _{DD_DRAM} Supply Current, Typical Activity ⁶	@ CCLK = 600 MHz, V _{DD_DRAM} = 1.6 V, T _{CASE} = 25°C	060		0.28	0.43	Α
		@ CCLK = 500 MHz, V _{DD_DRAM} = 1.5 V, T _{CASE} = 25°C	050		0.25	0.40	Α
V_{REF}	Voltage Reference		(all)	$(V_{DD_IO}$	×0.56)±	5%	V
SCLK_V _{REF}	Voltage Reference		(all)	(V _{CLOCK_E}	$_{\text{RIVE}} \times 0.56$	5) ±5%	V

 $^{{\}mbox{\tiny 1}}\,\mbox{Specifications}$ vary for different grades .

 $[\]frac{2\,V_{IH1}\,\text{specification applies to input}\,\text{and bidirectional pins: SCLKRAT2-0, SCLK, ADDR31-0, DATA63-0, }{\overline{RAS},\overline{CAS},\overline{SDCKE},\overline{SDWE},\overline{TCK},\overline{FLAG3-0},\overline{DS2-0},\overline{ENEDREG}.}$

³ Values represent dc case. During transitions, the inputs may overshoot or undershoot to the voltage shown in Table 18, based on the transient duty cycle. The dc case is equivalent to 100% duty cycle.

 $^{{}^{4}}V_{IH2} \ specification \ applies \ to \ input \ and \ bidirectional \ pins: \ TDI, \ TMS, \ TRST, \ CIMP1-0, \ ID2-0, \ \overline{LxBCMPI}, \ LxACKI, \ \overline{POR_IN}, \ \overline{RST_IN}, \ \overline{IRQ3-0}, \ \overline{CPA}, \ \overline{DPA}, \ \overline{DMAR3-0}.$

 $^{{}^{\}scriptscriptstyle 5}\!$ Applies to input and bidirectional pins.



Table 18. Maximum Duty Cycle for Input Transient Voltage

V _{IN} Max (V) ¹	V _{IN} Min (V) ¹	Maximum Duty Cycle ²
+3.63	-0.33	100%
+3.64	-0.34	90%
+3.70	-0.40	50%
+3.78	-0.48	30%
+3.86	-0.56	17%
+3.93	-0.63	10%

¹ The individual values cannot be combined for analysis of a single instance of overshoot or undershoot. The worst case observed value must fall within one of the voltages specified and the total duration of the overshoot or undershoot (exceeding the 100% case) must be less than or equal to the corresponding duty cycle.

ELECTRICAL CHARACTERISTICS

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH}	High Level Output Voltage ¹	$@V_{DD_IO} = Min, I_{OH} = -2 \text{ mA}$	2.18		٧
V_{OL}	Low Level Output Voltage ¹	$@V_{DD_IO} = Min, I_{OL} = 4 \text{ mA}$		0.4	V
I_{IH}	High Level Input Current	$@V_{DD_IO} = Max, V_{IN} = V_{IH} Max$		20	μΑ
I _{IH_PU}	High Level Input Current	$@V_{DD_IO} = Max, V_{IN} = V_{IH} Max$		20	μΑ
I_{IH_PD}	High Level Input Current	$@V_{DD_IO} = Max, V_{IN} = V_{DD_IO} Max$	0.3	0.76	mA
$I_{IH_PD_L}$	High Level Input Current	$@V_{DD_IO} = Max, V_{IN} = V_{IH} Max$	30	76	μΑ
$I_{\rm IL}$	Low Level Input Current	$@V_{DD_IO} = Max, V_{IN} = 0 V$		20	μΑ
I_{IL_PU}	Low Level Input Current	$@V_{DD_IO} = Max, V_{IN} = 0 V$	0.3	0.76	mA
$I_{IL_PU_AD}$	Low Level Input Current	$@V_{DD_IO} = Max, V_{IN} = 0 V$	30	100	μΑ
I_{OZH}	Three-State Leakage Current High	$@V_{DD_IO} = Max, V_{IN} = V_{IH} Max$		50	μΑ
I _{OZH_PD}	Three-State Leakage Current High	$@V_{DD_IO} = Max, V_{IN} = V_{DD_IO} Max$	0.3	0.76	mA
I_{OZL}	Three-State Leakage Current Low	$@V_{DD_IO} = Max, V_{IN} = 0 V$		20	μΑ
I _{OZL_PU}	Three-State Leakage Current Low	$@V_{DD_IO} = Max, V_{IN} = 0 V$	0.3	0.76	mA
I _{OZL_PU_AD}	Three-State Leakage Current Low	$@V_{DD_IO} = Max, V_{IN} = 0 V$	30	100	μΑ
I_{OZL_OD}	Three-State Leakage Current Low	$@V_{DD_IO} = Max, V_{IN} = 0 V$	4	7.6	mA
C _{IN}	Input Capacitance ^{2,3}	$@f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		3	pF

Parameter name suffix conventions: no suffix = applies to pins without pull-up or pull-down resistors, _PD = applies to pin types (pd) or (pd_0), _PU = applies to pin types (pu) or (pu_0), _PU_AD = applies to pin types (pu_ad), _OD = applies to pin types OD, _PD_L = applies to pin types (pd_l)

 $^{^2}$ Duty cycle refers to the percentage of time the signal exceeds the value for the 100% case. This is equivalent to the measured duration of a single instance of overshoot or undershoot as a percentage of the period of occurrence. The practical worst case for period of occurrence for either overshoot or undershoot is $2\times t_{SCLK}$.

¹ Applies to output and bidirectional pins.

² Applies to all signals.

³Guaranteed but not tested.



ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed below may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specifica-tion is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 20. Absolute Maximum Ratings

Parameter	Rating
Internal (Core) Supply Voltage (V _{DD})	-0.3 V to +1.4 V
(PLL) Supply Voltage (V _{DD_A})	-0.3 V to +1.4 V
External (I/O) Supply Voltage (V _{DD_IO})	-0.3 V to +3.5 V
External (DRAM) Supply Voltage (V _{DD_DRAM})	-0.3 V to +2.1 V
Input Voltage ¹	-0.63 V to +3.93 V
Output Voltage Swing	$-0.5 \text{ V to V}_{DD_IO} + 0.5 \text{ V}$
Storage Temperature Range	-65°C to +150°C

¹ Applies to 10% transient duty cycle. For other duty cycles see Table 18.

ESD SENSITIVITY



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features proprietary circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be take to avoid performance degradation or loss of functionality.



TIMING SPECIFICATIONS

With the exception of DMAR3-0, IRQ3-0, TMR0E, and FLAG3-0 (input only) pins, all ac timing for the ADSP-TS201S processor is relative to a reference clock edge. Because input setup/hold, output valid/hold, and output enable/disable times are relative to a clock edge, the timing data for the ADSP-TS201S processor has few calculated (formula-based) values. For information on ac timing, see General AC Timing. For information on link port transfer timing, see Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing .

General AC Timing

Timing is measured on signals when they cross the 1.25~V level as described in Figure 15 . All delays (in nanosec-onds) are measured between the point that the first signal reaches 1.25~V and the point that the second signal reaches 1.25~V.

The general ac timing data appears in Table 22 and Table 29. All ac specifications are measured with the load specified in Figure 36, and with the output drive strength set to strength 4. In order to calculate the output valid and hold times for different load conditions and/or output drive strengths, refer to Figure 37 through Figure 44 (Rise and Fall Time vs. Load Capacitance) and Figure 45 (Out-put Valid vs. Load Capacitance and Drive Strength).

The acasynchronous timing data for the $\overline{IRQ3-0}$, $\overline{DMAR3-0}$, FLAG3-0, and TMR0E pins appears in Table 21.

Table 21. AC Asynchronous Signal Specifications

Name	Description	Pulse Width Low (Min)	Pulse Width High (Min)
IRQ3-0 ¹	Interrupt Request	2×t _{SCLK} ns	2×t _{SCLK} ns
DMAR3-0 ¹	DMA Request	2×t _{SCLK} ns	2×t _{SCLK} ns
FLAG3-0 ²	FLAG3-0 Input	2×t _{SCLK} ns	2×t _{SCLK} ns
TMR0E ³	Timer 0 Expired	4×t _{sCLK} ns	_

¹These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference.

Table 22. Reference Clocks—Core Clock (CCLK) Cycle Time

		Grade = 0	Grade = 060 (600 MHz)		Grade = 050 (500 MHz)	
Parameter	Description	Min	Max	Min	Max	Unit
t _{CCLK} ¹	Core Clock Cycle Time	1.67	12.5	2.0	12.5	ns

¹ CCLK is the internal processor clock or instruction cycle time. The period of this clock is equal to the system clock period (t_{SCLK}) divided by the system clock ratio (SCLKRAT2-0).




Figure 9. Reference Clocks—Core Clock (CCLK) Cycle Time

² For output specifications on FLAG3-0 pins, see Table 29.

³ This pin is a strap option. During reset, an internal resistor pulls the pin low.

Embedded Processor

Table 23. Reference Clocks—System Clock (SCLK) Cycle Time

		SCLKRAT = 4	SCLKRAT = 4×, 6×, 8×, 10×, 12×		$SCLKRAT = 5 \times, 7 \times$	
Parameter	Description	Min	Max	Min	Max	Unit
t _{SCLK} ^{1, 2, 3}	System Clock Cycle Time	8	50	8	50	ns
t _{SCLKH}	System Clock Cycle High Time	$0.40 \times t_{SCLK}$	$0.60 \times t_{SCLK}$	$0.45 \times t_{SCLK}$	$0.55 \times t_{SCLK}$	ns
t _{SCLKL}	System Clock Cycle Low Time	$0.40 \times t_{SCLK}$	$0.60 \times t_{SCLK}$	$0.45 \times t_{SCLK}$	$0.55 \times t_{SCLK}$	ns
t _{SCLKF}	System Clock Transition Time—Falling Edge ⁴	_	1.5	_	1.5	ns
t _{SCLKR}	System Clock Transition Time—Rising Edge	_	1.5	_	1.5	ns
t _{SCLKJ} 5,6	System Clock Jitter Tolerance	_	500	_	500	ps

¹ For more information, see Table 3.

⁶ Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.




Figure 10. Reference Clocks—System Clock (SCLK) Cycle Time

Table 24. Reference Clocks—JTAG Test Clock (TCK) Cycle Time

Parameter	Description	Min	Max	Unit
t _{TCK}	Test Clock (JTAG) Cycle Time	Greater of 30 or $t_{CCLK} \times 4$	_	ns
t _{TCKH}	Test Clock (JTAG) Cycle High Time	12	_	ns
t _{TCKL}	Test Clock (JTAG) Cycle Low Time	12	_	ns




Figure 11. Reference Clocks—JTAG Test Clock (TCK) Cycle Time

² For more information, see Clock Domains.

 $^{^3}$ The value of (t_{SCLK} / SCLKRAT2-0) must not violate the specification for t_{CCLK}.

⁴ System clock transition times apply to minimum SCLK cycle time (t_{SCLK}) only.

⁵ Actual input jitter should be combined with ac specifications for accurate timing analysis.



Embedded Processor



ChipNobo Co., Ltd

Table 25. Power-Up Timing

Parameter		Min	Max	Unit
Timing Requi	rement			
t _{VDD_DRAM}	V_{DD_DRAM} Stable After V_{DD} , V_{DD_A} , V_{DD_IO} Stable	>0		ms




Figure 12. Power-Up Timing

Table 26. Power-Up Reset Timing

Parameter		Min	Max	Unit
Timing Requir	rements			
t _{RST_IN_PWR}	$\overline{RST_IN}$ Deasserted After V_{DD} , V_{DD_A} , V_{DD_IO} , V_{DD_DRAM} , SCLK, and Static/Strap Pins Stable	2		ms
$t_{TRST_IN_PWR}^{1}$	TRST Asserted During Power-Up Reset	$100 \times t_{SCLK}$		ns
Switching Characteristic				
t _{RST_OUT_PWR}	RST_OUT Deasserted After RST_IN Deasserted	1.5		ms

 $^{^{1}\}text{Applies after }V_{\text{DD}}\text{, }V_{\text{DD_A}}\text{, }V_{\text{DD_IO}}\text{, }V_{\text{DD_DRAM}}\text{, and SCLK are stable and before }\overline{\text{RST_IN}}\text{ deasserted.}$




Figure 13. Power-Up Reset Timing



Embedded Processor

Table 27. Normal Reset Timing

Parameter		Min	Max	Unit
Timing Requ	uirements			
t _{RST_IN}	RST_IN Asserted	2		ms
t _{STRAP}	RST_IN Deasserted After Strap Pins Stable	1.5		ms
Switching C	Switching Characteristic			
t _{RST_OUT}	RST_OUT Deasserted After RST_IN Deasserted	1.5		ms




Figure 14. Normal Reset Timing

Table 28. On-Chip DRAM Refresh

Parameter			Max	Unit
Timing R	Requirement			
t _{REF}	On-chip DRAM Refresh Period		1.56	μs



Table 29. AC Signal Specifications

(All values in this table are in nanoseconds.)

Name	Description	Input Setup (Min)	Input Hold (Min)	Output Valid (Max)	Output Hold (Min)	Output Enable (Min) ¹	Output Disable (Max) ¹	Reference Clock
ADDR31-0	External Address Bus	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
DATA63-0	External Data Bus	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
MSH	Memory Select HOST Line	_	_	4.0	1.0	1.15	2.0	SCLK
MSSD3-0	Memory Select SDRAM Lines	1.5	0.5	4.0	1.0	1.0	2.0	SCLK
WS1-0	Memory Select for Static Blocks	_	_	4.0	1.0	1.15	2.0	SCLK
RD	Memory Read	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
WRL	Write Low Word	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
WRH	Write High Word	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
ACK	Acknowledge for Data High to Low	1.5	0.5	3.6	1.0	1.15	2.0	SCLK
	Acknowledge for Data Low to High	1.5	0.5	4.2	0.9	1.15	2.0	SCLK
DCKE	SDRAM Clock Enable	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
RAS	Row Address Select	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
ZAS	Column Address Select	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
DWE	SDRAM Write Enable	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
.DQM	Low Word SDRAM Data Mask	_	_	4.0	1.0	1.15	2.0	SCLK
IDQM	High Word SDRAM Data Mask	_	_	4.0	1.0	1.15	2.0	SCLK
DA10	SDRAM ADDR10	_	_	4.0	1.0	1.15	2.0	SCLK
IBR	Host Bus Request	1.5	0.5	_		_	_	SCLK
IBG	Host Bus Grant	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
OFF	Back Off Request	1.5	0.5	_	_	_	_	SCLK
BUSLOCK	Bus Lock		_	4.0	1.0	1.15	2.0	SCLK
RST	Burst Pin	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
BR7-0	Multiprocessing Bus Request Pins	1.5	0.5	4.0	1.0	_	_	SCLK
BM	Bus Master Debug Aid Only		_	4.0	1.0	_	_	SCLK
ORD	I/O Read Pin	_	_	4.0	1.0	1.0	2.0	SCLK
OWR	I/O Write Pin	_	_	4.0	1.0	1.15	2.0	SCLK
OEN	I/O Enable Pin	_	_	4.0	1.0	1.15	2.0	SCLK
<u>PA</u>	Core Priority Access High to Low	1.5	0.5	4.0	1.0	0.75	2.0	SCLK
	Core Priority Access Low to High	1.5	0.5	29.5	2.0	0.75	2.0	SCLK
DPA .	DMA Priority Access High to Low	1.5	0.5	4.0	1.0	0.75	2.0	SCLK
	DMA Priority Access Low to High	1.5	0.5	29.5	2.0	0.75	2.0	SCLK
BMS	Boot Memory Select	_	_	4.0	1.0	1.15	2.0	SCLK
LAG3-0 ²	FLAG Pins	_	_	4.0	1.0	1.15	2.0	SCLK
RST_IN ^{3, 4}	Global Reset Pin	1.5	2.5	_	_	_	_	SCLK ⁵
MS	Test Mode Select (JTAG)	1.5	0.5	_	_	<u> </u>	_	TCK
DI	Test Data Input (JTAG)	1.5	0.5	_	_	_	_	TCK
DO .	Test Data Output (JTAG)	_	_	4.0	1.0	0.75	2.0	TCK ⁶
RST ^{3, 4}	Test Reset (JTAG)	1.5	0.5	1_	_	_		TCK
MU ⁷	Emulation High to Low		—	5.5	2.0	1.15	4.0	TCK or SCI
D2-0 ⁸	Static Pins—Must Be Constant		_			1		—
CONTROLIMP1-0 ⁸	Static Pins—Must Be Constant Static Pins—Must Be Constant							



Table 29. AC Signal Specifications (Continued)

(All values in this table are in nanoseconds.)

Name	Description	Input Setup (Min)	Input Hold (Min)	Output Valid (Max)			Output Disable (Max) ¹	Reference Clock
DS2-0 ⁸	Static Pins—Must Be Constant	_	_	_	_	_	_	_
SCLKRAT2-0 ⁸	Static Pins—Must Be Constant	_	_	_	_	_	_	_
ENEDREG	Static Pins—Must Be Connected to V _{SS}	_	_	_	_	_	_	_
STRAP SYS ^{9, 10}	Strap Pins	1.5	0.5	_	_	_	_	SCLK
JTAG SYS ^{11, 12}	JTAG System Pins	+2.5	+10.0	+12.0	-1.0	_	_	TCK

¹ The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave access boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

 $^{^{\}rm 12}{\rm JTAG}$ system output timing clock reference is the falling edge of TCK.




Figure 15. General AC Parameters Timing

² For input specifications on FLAG3-0 pins, see Table 21.

³ These input pins are asynchronous and therefore do not need to be synchronized to a clock reference.

⁴ For additional requirement details, see Reset and Booting.

⁵ RST_IN clock reference is the falling edge of SCLK.

 $^{^6\,\}mathrm{TDO}$ output clock reference is the falling edge of TCK.

⁷ Reference clock depends on function.

 $^{^8}$ These pins may change only during reset; recommend connecting it to $V_{\text{DD_IO}}/V_{\text{SS}}.$

⁹ STRAP pins include: BMS, BM, BUSLOCK, TMR0E, L1BCMPO, L2BCMPO, and L3BCMPO.

¹⁰Specifications applicable during reset only.

^{11/}TAG system pins include: RST_IN, RST_OUT, POR_IN, IRQ3-0, DMAR3-0, HBR, BOFF, MS1-0, MSH, SDCKE, LDQM, HDQM, BMS, IOWR, IORD, BM, EMU, SDA10, IOEN, BUSLOCK, TMR0E, DATA63-0, ADDR31-0, RD, WRL, WRH, BRST, MSSD3-0, RAS, CAS, SDWE, HBG, BR7-0, FLAG3-0, L0DATOP3-0, L0DATOP3-0, L1DATOP3-0, L1DATOP3-0, L2DATOP3-0, L3DATOP3-0, L3DATOP3-0, L3DATOP3-0, L3DATOP3-0, L1DATIP3-0, L1DATIP3-0, L1DATIP3-0, L1DATIP3-0, L1DATIP3-0, L2DATIP3-0, L2DATIP3-0, L2DATIP3-0, L3DATIP3-0, L3DAT



Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing

Table 30 and Table 31 with Figure 16 provide the electrical characteristics for the LVDS link ports. The LVDS link port signal definitions represent all differential signals with a $V_{\rm OD}=0~V$ level and use signal naming without N (negative) and P (positive) suffixes (see Figure 17).

Table 30. Link Port LVDS Transmit Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH}	Output Voltage High, V_{O_P} or V_{O_N}	$R_L = 100 \Omega$		1.85	V
V_{OL}	Output Voltage Low, V_{O_P} or V_{O_N}	$R_L = 100 \Omega$	0.92		V
$ V_{OD} $	Output Differential Voltage	$R_L = 100 \Omega$	300	650	mV
I _{OS}	Short-Circuit Output Current	$V_{O_{-}P}$ or $V_{O_{-}N} = 0 V$		+5/- 55	mA
		$V_{OD} = 0 V$		±10	mA
V_{OCM}	Common-Mode Output Voltage		1.20	1.50	V

Table 31. Link Port LVDS Receive Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
V _{ID}	Differential Input Voltage	t _{LDIS} /t _{LDIH} ≥ 0.20 ns	250	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.25 \text{ ns}$	217	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.30 \text{ ns}$	206	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.35 \text{ ns}$	195	850	mV
V_{ICM}	Common-Mode Input Voltage		0.6	1.57	V

$$V_{OD} = (V_{O_P} - V_{O_N})$$

$$V_{OCM} = \frac{(V_{O_P} + V_{O_N})}{2}$$

Figure 16. Link Ports—Transmit Electrical Characteristics




Figure 17. Link Ports—Signals Definition



Link Port—Data Out Timing

Table 32 with Figure 18, Figure 19, Figure 20, Figure 21, Figure 22, and Figure 23 provide the data out timing for the LVDS link ports.

Table 32. Link Port—Data Out Timing

Parameter	Description	Min	Max	Unit
Outputs				
t_{REO}	Rising Edge (Figure 19)		350	ps
t _{FEO}	Falling Edge (Figure 19)		350	ps
t _{LCLKOP}	LxCLKOUT Period (Figure 18)	Greater of 2.0 or $0.9 \times LCR \times t_{CCLK}^{1,2,3}$	Smaller of 12.5 or $1.1 \times LCR \times t_{CCLK}^{1,2,3}$	ns
t _{LCLKOH}	LxCLKOUT High (Figure 18)	$0.4 \times t_{LCLKOP}^{1}$	$0.6 \times t_{LCLKOP}^{1}$	ns
t _{LCLKOL}	LxCLKOUT Low (Figure 18)	$0.4 \times t_{LCLKOP}^{1}$	$0.6 \times t_{LCLKOP}^{1}$	ns
t _{COJT}	LxCLKOUT Jitter (Figure 18)		±150 ^{4, 5, 6}	ps
			±250 ⁷	ps
t _{LDOS}	LxDATO Output Setup (Figure 20)	$0.25 \times LCR \times t_{CCLK} - 0.10 \times t_{CCLK}^{1, 4, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.15 \times t_{CCLK}^{1, 5, 6, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.30 \times t_{CCLK}$ 1, 7, 8		ns
t _{LDOH}	LxDATO Output Hold (Figure 20)	$0.25 \times LCR \times t_{CCLK} - 0.10 \times t_{CCLK}^{1, 4, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.15 \times t_{CCLK}^{1, 5, 6, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.30 \times t_{CCLK}$ 1, 7, 8		ns
t _{LACKID}	Delay from LxACKI rising edge to first transmission		$16 \times LCR \times t_{CCLK}^{1,2}$	ns
	clock edge (Figure 21)			
t _{BCMPOV}	TxBCMPO Valid (Figure 21)		$2 \times LCR \times t_{CCLK}^{1,2}$	ns
t _{BCMPOH}	TxBCMPO Hold (Figure 22)	$3 \times TSW - 0.5^{1,9}$		ns
Inputs				
t _{LACKIS}	LxACKI low setup to guarantee that the transmitter			
	stops transmitting (Figure 22)			
	LxACKI high setup to guarantee that the transmitter			
	continues its transmission without any interruption			
	(Figure 23)	$16 \times LCR \times t_{CCLK}^{1,2}$		ns
t _{lackih}	LxACKI High Hold Time (Figure 23)	0.51		ns

 $^{^1 \,} Timing$ is relative to the 0 differential voltage (V $_{\rm OD}$ = 0).

 $^{^{2}}$ LCR (link port clock ratio) = 1, 1.5, 2, or 4. t_{CCLK} is the core period.

 $^{^{3}}$ For the cases of t_{LCLKOP} = 2.0 ns and t_{LCLKOP} = 12.5 ns, the effect of t_{COJT} specification on output period must be considered.

⁴LCR= 1.

⁵ LCR= 1.5.

⁶ LCR= 2.

⁷ LCR= 4.

 $^{^8\,\}mbox{The}\;t_{\mbox{\scriptsize LDOS}}$ and $t_{\mbox{\scriptsize LDOH}}$ values include LCLKOUT jitter.

 $^{^9}$ TSW is a short-word transmission period. For a 4-bit link, it is $2 \times LCR \times t_{CCLK}$. For a 1-bit link, it is $8 \times LCR \times t_{CCLK}$ ns.




Figure 18. Link Ports—Output Clock




Figure 19. Link Ports—Differential Output Signals Transition Time




Figure 20. Link Ports—Data Output Setup and $Hold^1$ These parameters are valid for both clock edges.




Figure 21. Link Ports—Transmission Start




Figure 22. Link Ports—Transmission End and Stops




Figure 23. Link Ports—Back to Back Transmission



Link Port—Data In Timing


Table 33 with Figure 24 and Figure 25 provide the data in timing for the LVDS link ports.


Table 33. Link Port—Data In Timing

Parameter	Description	Min	Max	Unit
Inputs				
t _{LCLKIP}	LxCLKIN Period (Figure 25)	Greater of 1.8 or $0.9 \times t_{CCLK}^{1}$	12.5	ns
t _{LDIS}	LxDATI Input Setup (Figure 25)	0.20 ^{1, 2}		ns
		0.25 ^{1, 3}		ns
		0.30 ^{1, 4}		ns
		0.35 ^{1, 5}		ns
t _{LDIH}	LxDATI Input Hold (Figure 25)	0.20 ^{1, 2}		ns
		0.25 ^{1, 3}		ns
		0.30 ^{1, 4}		ns
		0.35 ^{1, 5}		ns
t _{BCMPIS}	TxBCMPI Setup (Figure 24)	$2 \times t_{LCLKIP}^{1}$		ns
t _{BCMPIH}	LxBCMPI Hold (Figure 24)	$2 \times t_{LCLKIP}^{1}$		ns

 $^{^1\}mathrm{Timing}$ is relative to the 0 differential voltage (V $_{\mathrm{OD}}$ = 0).

 $^{^{5}\}left|V_{ID}\right|=195~mV$








Figure 25. Link Ports—Data Input Setup and Hold¹

 $[|]V_{ID}| = 250 \text{ mV}$ $|V_{ID}| = 217 \text{ mV}$

 $^{^{4}|}V_{ID}| = 206 \text{ mV}$

 $^{^{1}}$ These parameters are valid for both clock edges.



OUTPUT DRIVE CURRENTS

Figure 26 through Figure 33 show typical I–V characteristics for the output drivers of the ADSP-TS201S processor. The curves in these diagrams represent the current drive capability of the output drivers as a function of output voltage over the range of drive strengths. Typical drive currents for intermediate temperatures (such as 85°C) should be obtained from the curves using linear interpolation.




Figure 26. Typical Drive Currents at Strength 0




Figure 27. Typical Drive Currents at Strength 1




Figure 28. Typical Drive Currents at Strength 2




Figure 29. Typical Drive Currents at Strength 3




Figure 30. Typical Drive Currents at Strength 4




Figure 31. Typical Drive Currents at Strength 5




Figure 32. Typical Drive Currents at Strength 6




Figure 33. Typical Drive Currents at Strength 7

TEST CONDITIONS

The ac signal specifications (timing parameters) appear in Table 29. These include output disable time, output enable time, and capacitive loading. The timing specifications for the DSP apply for the voltage reference levels in Figure 34.





Figure 34. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_L and the load current, I_L . This decay time can be approximated by the following equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The output disable time t_{DIS} is the difference between $t_{MEASURED_DIS}$ and t_{DECAY} as shown in Figure 35. The time $t_{MEASURED_DIS}$ is the interval from when the reference signal switches to when the output voltage decays ΔV from the measured output high or output low voltage. t_{DECAY} is calculated with test loads C_L and I_L , and with ΔV equal to 0.4 V.



TEST CONDITIONS CAUSE THIS VOLTAGE TO BE APPROXIMATELY 1.25V.

Figure 35. Output Enable/Disable



Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The time for the voltage on the bus to ramp by ΔV is dependent on the capacitive load, C_L , and the drive current, I_D . This ramp time can be approximated by the following equation:

$$t_{RAMP} = (C_L \Delta V) / I_D$$

The output enable time t_{ENA} is the difference between $t_{MEASURED_ENA}$ and t_{RAMP} as shown in Figure 35. The time $t_{MEASURED_ENA}$ is the interval from when the reference signal switches to when the output voltage ramps ΔV from the measured three-stated output level. t_{RAMP} is calculated with test load C_L , drive current I_D , and with ΔV equal to 0.4 V.

Capacitive Loading

Output valid and hold are based on standard capacitive loads: 30 pF on all pins (see Figure 36). The delay and hold specifications given should be derated by a drive strength related factor for loads other than the nominal value of 30 pF. Figure 37 through Figure 44 show how output rise time varies with capacitance. Figure 45 graphically shows how output valid varies with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time.) The graphs of Figure 37 through Figure 45 may not be linear outside the ranges shown.




Figure 36. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 37. Typical Output Rise and Fall Time (10% to 90%, $V_{DD_IO} = 2.5 \text{ V}$) vs. Load Capacitance at Strength 0




Figure 38. Typical Output Rise and Fall Time (10% to 90%, V_{DD_IO} = 2.5 V) vs. Load Capacitance at Strength 1




Figure 39. Typical Output Rise and Fall Time (10% to 90%, V_{DD_JO} = 2.5 V) vs. Load Capacitance at Strength 2




Figure 40. Typical Output Rise and Fall Time (10% to 90%, $V_{DD_IO} = 2.5 \text{ V}$) vs. Load Capacitance at Strength 3




Figure 41. Typical Output Rise and Fall Time (10% to 90%, $V_{\rm DD_IO}$ = 2.5 V) vs. Load Capacitance at Strength 4




Figure 42. Typical Output Rise and Fall Time (10% to 90%, $V_{DD \mid O} = 2.5 \text{ V}$) vs. Load Capacitance at Strength 5




Figure 43. Typical Output Rise and Fall Time (10% to 90%, $V_{DD_IO} = 2.5 \text{ V}$) vs. Load Capacitance at Strength 6




Figure 44. Typical Output Rise and Fall Time (10% to 90%, $V_{DD \mid O} = 2.5 \text{ V}$) vs. Load Capacitance at Strength 7




Figure 45. Typical Output Valid ($V_{DD\ IO} = 2.5\ V$) vs. Load Capacitance at Max Case Temperature and Strength 0 to 7th

¹ The line equations for the output valid vs. load capacitance are:

Strength 0: y = 0.1255x + 2.7873

Strength 1: y = 0.0764x + 1.0492Strength 2: y = 0.0474x + 1.0806

Strength 3: y = 0.0345x + 1.2329

Strength 4: y = 0.0296x + 1.2064

Strength 5: y = 0.0246x + 1.0944

Strength 6: y = 0.0187x + 1.1005

Strength 7: y = 0.0156x + 1.084



ENVIRONMENTAL CONDITIONS

The ADSP-TS201S processor is rated for performance under T_{CASE} environmental conditions specified in the Operating Conditions .

Thermal Characteristics

The ADSP-TS201S processor is packaged in a 25 mm \times 25 mm, thermally enhanced ball grid array (BGA_ED). The ADSP-TS201S processor is specified for a case temperature (TCASE). To ensure that the TCASE data sheet specification is not exceeded, a heat sink and/or an air flow source may be required.

Table 34 shows the thermal characteristics of the 25 mm \times 25 mm BGA_ED package. All parameters are based on a JESD51-9 four-layer 2s2p board. All data are based on 3 W power dissipation.

Table 34. Thermal Characteristics for 25 mm × 25 mm Package

Parameter	Condition	Typical	Unit
θ_{JA}^{1}	Airflow = 0 m/s	12.9 ²	°C/W
	Airflow = 1 m/s	10.2	°C/W
	Airflow = 2 m/s	9.0	°C/W
	Airflow = 3 m/s	8.0	°C/W
θ_{JB}^{3}		7.7	°C/W
θ_{JC}^{4}	_	0.7	°C/W

 $^{^{1}\}theta_{JA}$ measured per JEDEC standard JESD51-6.

 $^{^2\,\}theta_{JA}=12.9^\circ C/W$ for 0 m/s is for vertically mounted boards. For horizontally mounted boards, use 17.0°C/W for 0 m/s.


 $^{^3\,\}theta_{JB}$ measured per JEDEC standard JESD51-9.


 $^{^4\,\}theta_{JC}$ measured by cold plate test method (no approved JEDEC standard).



576-BALL BGA_ED PIN CONFIGURATION

Figure 46 shows a summary of pin configurations for the 576-ball BGA_ED package and Table 35 lists the signal-to-ball assignments.





TOP VIEW

Figure 46. 576-Ball BGA_ED Pin Configurations (Top View, Summary)



Embedded Processor

Table 35. 576-Ball (25 mm \times 25 mm) BGA_ED Ball Assignments

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	
A1	V _{SS}	B1	DATA53	C1	V _{SS}	D1	DATA55	
A2	DATA51	B2	V _{SS}	C2	V _{SS}	D2	DATA56	
A3	V _{SS}	B3	V _{SS}	C3	V _{SS}	D3	DATA54	
A4	DATA49	B4	DATA50	C4	DATA52	D4	V _{SS}	
A5	DATA43	B5	DATA44	C5	DATA47	D5	DATA48	
A6	DATA41	B6	DATA42	C6	DATA45	D6	DATA46	
A7	DATA37	B7	DATA38	C7	DATA39	D7	DATA40	
A8	DATA33	B8	DATA34	C8	DATA35	D8	DATA36	
A9	DATA29	B9	DATA30	C9	DATA31	D9	DATA32	
A10	DATA25	B10	DATA26	C10	DATA27	D10	DATA28	
A11	DATA23	B11	DATA24	C11	DATA21	D11	DATA22	
A12	DATA19	B12	DATA20	C12	DATA17	D12	DATA18	
A13	DATA15	B13	DATA16	C12	V _{SS}	D12	V _{SS}	
A14	DATA11	B14	DATA12	C14	DATA13	D13	DATA14	
A15	DATA9	B15	DATA10	C15	DATA7	D15	DATA8	
A16	DATA5	B16	DATA6	C13	DATA3	D13	DATA4	
A17	DATA1	B17	DATA2	C10	ACK	D10	DATA0	
A17	WRL	B17	WRH	C17	RD	D17	BRST	
	ADDR30	B19	ADDR31	C16		D19		
A19		B20	ADDR31 ADDR29	C19	ADDR26	D19	ADDR27	
A20	ADDR28				ADDR24		ADDR25	
A21	ADDR22	B21	ADDR23	C21	ADDR20	D21	V _{SS}	
A22	V _{SS}	B22	V _{SS}	C22	V _{SS}	D22	ADDR19	
A23	ADDR21	B23	V _{SS}	C23	V_{DD_IO}	D23	ADDR17	
A24	V _{SS}	B24	ADDR18	C24	V _{DD_IO}	D24	ADDR16	
E1	DATA61	F1	DATA63	G1	MSSD1	H1	V _{SS}	
E2	DATA62	F2 F3	MS1	G2	V _{SS}	H2	MSH	
E3	DATA 57	F4	DATA 59	G3	MSO	H3	MSSD3	
E4	DATA58	F5	DATA60	G4	BMS	H4	SCLKRATO	
E5	V _{SS}		V _{DD_IO}	G5	V _{SS}	H5	V _{DD_IO}	
E6	V _{DD_IO}	F6	V_{DD}	G6	V_{DD}	H6	V_{DD}	
E7	V _{SS}	F7	V_{DD}	G7	V_{DD}	H7	V_{DD}	
E8	V _{DD_IO}	F8	V_{DD}	G8	V _{DD}	H8	V _{SS}	
E9	V _{SS}	F9	V _{DD}	G9	V _{DD}	H9	V _{SS}	
E10	V _{DD_IO}	F10	V _{DD}	G10	V _{DD}	H10	V _{SS}	
E11	V _{DD_IO}	F11	V _{DD_DRAM}	G11	V _{DD_DRAM}	H11	V _{SS}	
E12	V _{DD_IO}	F12	V _{DD_DRAM}	G12	V _{DD_DRAM}	H12	V _{SS}	
E13	V _{DD_IO}	F13	V _{DD}	G13	V _{DD}	H13	V _{SS}	
E14	V _{DD_IO}	F14	V_{DD}	G14	V _{DD}	H14	V _{SS}	
E15	V _{DD_IO}	F15	V_{DD_DRAM}	G15	V _{DD_DRAM}	H15	V _{SS}	
E16	V _{SS}	F16	V_{DD_DRAM}	G16	V _{DD_DRAM}	H16	V _{SS}	
E17	V _{DD_IO}	F17	V_{DD}	G17	V _{DD}	H17	V _{SS}	
E18	V _{SS}	F18	V_{DD}	G18	V_{DD}	H18	V_{DD}	
E19	V_{DD_IO}	F19	V_{DD}	G19	V_{DD}	H19	V_{DD}	
E20	V _{SS}	F20	V_{DD_IO}	G20	V_{DD_IO}	H20	V_{DD_IO}	
E21	ADDR15	F21	ADDR13	G21	ADDR7	H21	ADDR3	
E22	ADDR14	F22	ADDR12	G22	ADDR6	H22	ADDR2	
E23	ADDR11	F23	ADDR9	G23	ADDR5	H23	ADDR1	
E24	ADDR10	F24	ADDR8	G24	ADDR4	H24	ADDR0	





Table 35. 576-Ball (25 mm × 25 mm) BGA_ED Ball Assignments (Continued)

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.		Ball No.	
J1	RAS	K1	SDA10	L1	SDWE	M1	BR3
J2	CAS	K2	SDCKE	L2	BRO	M2	SCLKRAT1
J3	V _{SS}	K3	LDQM	L3	BR1	M3	BR5
J4	V _{REF}	K4	HDQM	L4	BR2	M4	BR6
J5	V _{SS}	K5	V_{DD_IO}	L5	V_{DD_IO}	M5	V_{DD_IO}
J6	V_{DD}	K6	V_{DD}	L6	V_{DD}	M6	V_{DD}
J7	V _{DD}	K7	V_{DD}	L7	V _{DD}	M7	V _{DD}
J8	V _{SS}	K8	V _{SS}	L8	V _{SS}	M8	V _{SS}
J9	V _{SS}	K9	V _{SS}	L9	V _{SS}	M9	V _{SS}
J10	V _{SS}	K10	V _{SS}	L10	V _{SS}	M10	V _{SS}
J11	V _{SS}	K11	V_{SS}	L11	V _{SS}	M11	V _{SS}
J12	V _{SS}	K12	V _{SS}	L12	V _{SS}	M12	V _{SS}
J13	V _{SS}	K13	V_{SS}	L13	V _{SS}	M13	V _{SS}
J14	V _{SS}	K14	V_{SS}	L14	V _{SS}	M14	V _{SS}
J15	V _{SS}	K15	V_{SS}	L15	V _{SS}	M15	V _{SS}
J16	V _{SS}	K16	V _{SS}	L16	V _{SS}	M16	V _{SS}
J17	V _{SS}	K17	V _{SS}	L17	V _{SS}	M17	V _{SS}
J18	V _{DD}	K18	V_{DD_DRAM}	L18	V _{DD_DRAM}	M18	V _{DD}
J19	V _{DD}	K19	V _{DD_DRAM}	L19	V _{DD_DRAM}	M19	V _{DD}
J20	V _{SS}	K20	V _{DD_IO}	L20	V _{DD_IO}	M20	V _{DD_IO}
J21	LOACKO	K21	LODATI1_N	L21	LODATI3_N	M21	V _{SS}
J21 J22	LOBCMPI	K21	LODATI1_P	L21	LODATI3_P	M22	V _{SS}
J22 J23	LODATIO_N	K23	LOCLKINN	L22	LODATI3_P LODATI2_N	M23	LODATO3_N
J23 J24	LODATIO_P	K24	LOCLKINP	L23	LODATI2_N LODATI2_P	M24	L0DATO3_P
N1	ID0	P1	SCLK	R1	V _{SS}	T1	RST_IN
N2	V _{SS}	P2	SCLK_VREF	R2	NC (SCLK) ¹	T2	SCLKRAT2
N3		P3		R3	NC (SCLK_VREF) ¹	T3	BR4
N4	V _{DD_A}	P4	V _{SS} BM	R4	BR7	T4	DS0
N5	V _{DD_A}	P5		R5	V _{DD_IO}	T5	V _{SS}
	V _{DD_IO}	P6	V_{DD_IO}	R6		T6	
N6	V _{DD}	P7	V_{DD}	R7	V _{DD}	T7	V _{DD}
N7	V _{DD}	P8	V_{DD}	R8	V _{DD}	T8	V _{DD}
N8	V _{SS}	P9	V_{SS}		V _{SS}	T9	V _{SS}
N9	V _{SS}		V_{SS}	R9	V _{SS}		V _{SS}
N10	V _{SS}	P10	V_{SS}	R10	V _{SS}	T10	V _{SS}
N11	V _{SS}	P11	V_{SS}	R11	V _{SS}	T11	V _{SS}
N12	V _{SS}	P12	V_{SS}	R12	V _{SS}	T12	V _{SS}
N13	V _{SS}	P13	V_{SS}	R13	V _{SS}	T13	V _{SS}
N14	V _{SS}	P14	V_{SS}	R14	V _{SS}	T14	V _{SS}
N15	V _{SS}	P15	V_{SS}	R15	V _{SS}	T15	V _{SS}
N16	V _{SS}	P16	V_{SS}	R16	V _{SS}	T16	V _{SS}
N17	V _{SS}	P17	V_{SS}	R17	V _{SS}	T17	V _{SS}
N18	V _{DD}	P18	V_{DD_DRAM}	R18	V _{DD_DRAM}	T18	V _{DD}
N19	V _{DD}	P19	V_{DD_DRAM}	R19	V _{DD_DRAM}	T19	V _{DD}
N20	V _{DD_IO}	P20	V _{DD_IO}	R20	V _{DD_IO}	T20	V _{SS}
N21	L0DATO2_N	P21	L0DATO1_N	R21	NC	T21	L1DATI0_N
N22	L0DATO2_P	P22	L0DATO1_P	R22	V _{SS}	T22	L1DATI0_P
N23	L0CLKON	P23	L0DATO0_N	R23	LOBCMPO	T23	L1ACKO
N24	LOCLKOP	P24	L0DATO0_P	R24	LOACKI	T24	L1BCMPI



Embedded Processor

Table 35. 576-Ball (25 mm × 25 mm) BGA_ED Ball Assignments (Continued)

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
U1	MSSD0	V1	MSSD2	W1	CONTROLIMP0	Y1	EMU
U2	RST_OUT	V2	DS2	W2	ENEDREG	Y2	TCK
U3	ID2	V3	POR_IN	W3	TDI	Y3	TMR0E
U4	DS1	V4	CONTROLIMP1	W4	TDO	Y4	FLAG3
	V_{DD_IO}	V5	V_{SS}	W5	V_{DD_IO}	Y5	V _{SS}
U6	V _{DD}	V6	V_{DD}	W6	V _{DD}	Y6	V_{DD_IO}
U7	V_{DD}	V7	V_{DD}	W7	V _{DD}	Y7	V _{SS}
U8	V _{SS}	V8	V_{DD}	W8	V _{DD}	Y8	V_{DD_IO}
	V _{SS}	V9	V_{DD}	W9	V _{DD}	Y9	V _{SS}
U10	V_{DD}	V10	V_{DD}	W10	V _{DD}	Y10	V_{DD_IO}
U11	V _{DD_DRAM}	V11	V_{DD_DRAM}	W11	V _{DD_DRAM}	Y11	V _{DD_IO}
U12	V _{SS}	V12	V _{DD_DRAM}	W12	V _{DD_DRAM}	Y12	V _{DD_IO}
U13	V_{SS}	V13	V _{DD}	W13	V _{DD}	Y13	V _{DD_IO}
U14	V_{SS}	V14	V_{DD}	W14	V _{DD}	Y14	V _{DD_IO}
U15	V_{SS}	V15	V_{DD_DRAM}	W15	V _{DD_DRAM}	Y15	V _{DD_IO}
U16	V_{SS}	V16	V _{DD_DRAM}	W16	V _{DD_DRAM}	Y16	V _{SS}
	V _{SS}	V17	V _{DD}	W17	V _{DD}	Y17	V_{DD_IO}
U18	V_{DD}	V18	V _{DD}	W18	V _{DD}	Y18	V _{SS}
U19	V _{DD}	V19	V _{DD}	W19	V _{DD}	Y19	V_{DD_IO}
	V_{DD_IO}	V20	V_{DD_IO}	W20	V _{DD_IO}	Y20	V _{SS}
U21	L1CLKINN	V21	L1DATI3_N	W21	L1CLKON	Y21	L1DATO1_N
U22	L1CLKINP	V22	L1DATI3_P	W22	L1CLKOP	Y22	L1DATO1_P
U23	L1DATI1_N	V23	L1DATI2_N	W23	L1DATO3_N	Y23	L1DATO2_N
U24	L1DATI1_P	V24	L1DATI2_P	W24	L1DATO3_P	Y24	L1DATO2_P
AA1	FLAG2	AB1	V _{SS}	AC1	FLAG0	AD1	V _{SS}
AA2	FLAG1	AB2	V _{SS}	AC2	V _{SS}	AD2	ID1
AA3	IRQ3	AB3	V _{SS}	AC3	V_{DD_IO}	AD3	V_{DD_IO}
AA4	V _{SS}	AB4	NC	AC4	TMS	AD4	TRST
AA5	IRQ0	AB5	IRQ2	AC5	IOWR	AD5	IORD
AA6	IOEN	AB6	IRQ1	AC6	DMAR2	AD6	DMAR3
AA7	DMAR0	AB7	DMAR1	AC7	CPA	AD7	DPA
AA8	HBR	AB8	HBG	AC8	BOFF	AD8	BUSLOCK
AA9	L3BCMPO	AB9	L3ACKI	AC9	L3DATO0_N	AD9	L3DATO0_P
AA10	L3DATO1_N	AB10	L3DATO1_P	AC10	L3CLKON	AD10	L3CLKOP
AA11	L3DATO3_N	AB11	L3DATO3_P	AC11	L3DATO2_N	AD11	L3DATO2_P
AA12	V _{SS}	AB12	V _{SS}	AC12	L3DATI3_N	AD12	L3DATI3_P
AA13	L3DATI2_N	AB13	L3DATI2_P	AC13	L3CLKINN	AD13	L3CLKINP
	L3DATI1_N	AB14	L3DATI1_P	AC14	L3DATIO_N	AD14	L3DATIO_P
AA15	NC	AB15	V _{SS}	AC15	L3ACKO	AD15	L3BCMPI
AA16	L2DATO0_N	AB16	L2DATO0_P	AC16	L2BCMPO	AD16	L2ACKI
	L2CLKON	AB17	L2CLKOP	AC17	L2DATO1_N	AD17	L2DATO1_P
	L2DATO3_N	AB18	L2DATO3_P	AC18	L2DATO2_N	AD18	L2DATO2_P
	L2CLKINN	AB19	L2CLKINP	AC19	L2DATI3_N	AD19	L2DATI3_P
	L2DATI1_N	AB20	L2DATI1_P	AC20	L2DATI2_N	AD20	L2DATI2_P
AA21	V _{SS}	AB21	L2ACKO	AC21	L2DATIO_N	AD21	L2DATI0_P
	L1BCMPO	AB22	V _{SS}	AC22	V _{DD_IO}	AD22	V _{DD_IO}
AA23	L1DATO0_N	AB23	V_{DD_IO}	AC23	V _{SS}	AD23	L2BCMPI
AA24	L1DATO0_P	AB24	V _{DD_IO}	AC24	L1ACKI	AD24	V _{SS}



OUTLINE DIMENSIONS

The ADSP-TS201S processor is available in a 25 mm \times 25 mm, 576-ball metric thermally enhanced ball grid array (BGA_ED) package with 24 rows of balls (BP-576).




Figure 47. 576-Ball BGA_ED (BP-576)

SURFACE MOUNT DESIGN

Table 36 is provided as an aid to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface Mount Design and Land Pattern Standard*.

Table 36. BGA Data for Use with Surface Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
576-Ball BGA_ED	Nonsolder Mask Defined (NSMD)	0.69 mm diameter	0.56 mm diameter
(BP-576)			



ORDERING GUIDE

Model	Temperature Range ¹	Instruction Rate ²	On-Chip DRAM	Operating Voltage	Package Option	Package Description
ADSP-TS201SABP-060-CN	-40°C to +85°C	600 MHz	24M bit	1.20 V _{DD} , 2.5 V _{DD_IO} , 1.6 V _{DD_DRAM}	BP-576	576-Ball BGA_ED
ADSP-TS201SABP-050-CN	-40°C to +85°C	500 MHz	24M bit	1.05 V _{DD} , 2.5 V _{DD_IO} , 1.5 V _{DD_DRAM}	BP-576	576-Ball BGA_ED
ADSP-TS201SYBP-050-CN	-40°C to +105°C	500 MHz	24M bit	1.05 V _{DD} , 2.5 V _{DD_IO} , 1.5 V _{DD_DRAM}	BP-576	576-Ball BGA_ED
ADSP-TS201SABPZ060-CN	-40°C to +85°C	600 MHz	24M bit	1.20 V _{DD} , 2.5 V _{DD_IO} , 1.6 V _{DD_DRAM}	BP-576	576-Ball BGA_ED
ADSP-TS201SABPZ050-CN	-40°C to +85°C	500 MHz	24M bit	1.05 V _{DD} , 2.5 V _{DD_IO} , 1.5 V _{DD_DRAM}	BP-576	576-Ball BGA_ED
ADSP-TS201SYBPZ050-CN	-40°C to +105°C	500 MHz	24M bit	1.05 V _{DD} , 2.5 V _{DD_IO} , 1.5 V _{DD_DRAM}	BP-576	576-Ball BGA_ED

¹ Represents case temperature.

NOTICE

The information presented in this document is for reference only. Involving product optimization and productivity improvement, ChipNobo reserves the right to adjust product indicators and upgrade some technical parameters. ChipNobo is entitled to be exempted from liability for any delay or non-delivery of the information disclosure process that occurs.

本文件中提供的信息仅供参考。涉及产品优化和生产效率改善,ChipNobo 有权调整产品指标和部分技术参数的升级,所出现信息披露过程存在延后或者不能送达的情形,ChipNobo 有获免责权。

The product listed herein is designed to be used with residential and commercial equipment, and do not support sensitive items and specialized equipment in areas where sanctions do exist. ChipNobo Co., Ltd or anyone on its behalf, assumes no responsibility or liability for any damages resulting from improper use.

此处列出的产品旨在民用和商业设备上使用,不支持确有制裁地区的敏感项目和特殊设备,ChipNobo 有限公司或其代表,对因不当使用而造成的任何损害不承担任何责任。

For additional information, please visit our website https://www.chipnobo.com/en or consult your nearest Chipnobo sales office for further assistance.

欲了解更多信息,请访问我们的网站 https://www.chipnobo.com/en,或咨询离您最近的 Chipnobo 销售办事处以获得进一步帮助。

² The instruction rate is the same as the internal processor core clock (CCLK) rate.

 $^{^{3}}$ Z = Pb-free part.